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Abstract
The thesis addresses the design of monolithically integrated radio frequency am-
pliﬁers for X-band applications. The focus is on low-voltage low-noise ampliﬁers
and eﬃcient power ampliﬁers with high output power level. The challenge here
is to realize stable ampliﬁers with remarkable performance metrics at low supply
voltages. The general approach for stabilization ampliﬁers in the above frequency
range is the use of a cascode topology which, however, requests higher supply
voltages then single transistor operation. By using a special passive frequen-
cy-selective feedback, the use of the cascode topology could be avoided, and the
ampliﬁers are stabilized over the entire frequency spectrum. Simultaneously, this
feedback is used to neutralize the intrinsic feedback of the transistor at operating
frequencies. As a result, a frequency dependent performance degeneration of the
transistor can be mitigated.
This work describes the inﬂuence of the passive frequency-selective feedback.
Its usage as well its limitation are explained using the examples of a realized
low noise ampliﬁer and diﬀerent power ampliﬁers. Further, the design of ra-
dio frequency ampliﬁers at X-band frequencies that employs silicon-germanium
heterojunction bipolar transistors is described. All ampliﬁers were either incor-
porated in a 0.25 µm SiGe:C BiCMOS technology or in a 0.35 µm SiGe:C bipolar
technology.
The main achievements of this work include:
• A 8.7GHz narrow-band low noise ampliﬁer incorporated in a 0.35 µm SiGe
bipolar technology. The noise ﬁgure is 2.2 dB and the gain 28 dB at a supply
voltage of 3V [Gerlich 12]. The low noise ampliﬁer was subsequently used
for a design of a double-balanced I/Q mixer.
• Two packaged high eﬃcient power ampliﬁers operating at a center frequency
of 12GHz. They are incorporated in a 0.35 µm SiGe bipolar technology. One
ampliﬁer uses a transformer-based output matching network and achieves
30.9% of power-added eﬃciency and 23.9 dBm of maximum output power
at a supply voltage of 1.8V. The second ampliﬁer utilizes an LC-balun for
impedance matching at the output and a power-added-eﬃciency of 38% at
1.8V is measured. The maximum output power was 23.4 dBm. [Gerlich 13].
• A power ampliﬁer in a 0.35 µm SiGe bipolar technology that uses power
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combining techniques to achieve 30 dBm (1W) and 30% of power-added
eﬃciency at 10GHz and 2V supply voltage.
• Two power ampliﬁers, incorporated in a 0.25 µm SiGe:C BiCMOS technol-
ogy, demonstrating the capability of a non-advanced SiGe process to be
used for radio frequency power applications. Power combining techniques,
the use of the passive frequency-selective feedback and layout optimization
enables the realization of power ampliﬁers which exhibit an output power
of 30 dBm and a power-added eﬃciency of 35% at supply voltages lower as
2.6V.
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Zusammenfassung
Die Dissertation beschäftigt sich mit der Entwicklung von monolithisch integri-
erten Hochfrequenzverstärkern für X-Band Anwendungen. Der Schwerpunkt liegt
dabei auf rauscharmen Niederspannungs-Verstärkern und eﬃzienten Leistungsver-
stärkern mit hoher Ausgangsleistung. Die Herausforderung hierbei ist es stabile
Verstärker mit markanten Leistungswerten bei niedrigen Versorungsspannungen
zu realisieren. Der allgemeine Ansatz zur Stabilisierung von Verstärkern im genan-
nten Frequenzbereich erfolgt über die Verwendung einer Kaskode, welche jedoch
höhere Versorungsspannung benötigt als der Einsatz eines einzelnen Einzeltran-
sistor.
Durch den Einsatz einer speziellen passiven frequenzselektiven Rückkopplung kon-
nte die Verwendung einer Kaskoden-Topologie vermieden werden und die Ver-
stärker werden über das gesamte Frequenzspektrum stabilisiert. Gleichzeitig er-
möglicht die eingesetzte Rückkopplung eine Neutralisierung der intrinischen Rück-
kopplung des Transistors. Infolgedessen kann die frequenzbedingte Leistungsver-
schlechterung des Transistors abgeschwächt werden.
Diese Arbeit beschreibt den Einﬂuss der passiven frequenzselektiven Rückkop-
plung. Ihre Verwendung als auch ihre Anwendungsgrenzen werden anhand eines
realisierten rauscharmen Verstärkers und verschiedenen Leistungsverstärkern erk-
lärt. Weiterhin wird der Entwurf von Hochfrequenzverstärkern für X-Band Fre-
quenzen erläutert, die Siliciumgermanium Heterostruktur-Bipolartransistor ver-
wenden. Alle Verstärker wurden entweder in einer 0.25 µm SiGe:C BiCMOS-Tech-
nologie oder in einer 0.35 µm SiGe:C Bipolar-Technologie realisiert.
Wichtige Ergebnisse, die in dieser Arbeit enthalten sind:
• Ein 8.7GHz schmalbandiger rauscharmer Verstärker, welcher in einer
0.35 µm SiGe Bipolar-Technologie gefertigt wurde. Die Rauschzahl beträgt
2.2 dB und die maximale Verstärkung 28 dB bei einer Versorgungsspannung
von 3V [Gerlich 12]. Dieser Verstärker wurde im Anschluss für das Design
eines doppelt-symmetrischen Mischers verwendet.
• Zwei hoch eﬃziente und gehäuste Leistungsverstärker, welche bei einer Mit-
tenfrequenz von 12GHz betrieben werden. Sie wurden in einer 0.35 µm
SiGe Bipolar-Technologie realisiert. Ein Leistungsverstärker verwendet als
Ausgangsanpassnetzwerk einen Transformator und erreicht einen Leistungs-
wirkungsgrad von 31.5% und eine Ausgangsleistung von 23.9 dBm bei einer
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Versorungsspannung von 1.8V. Der zweite Verstärker verwendet zur Impe-
danzanpassung einen LC-Balun am Ausgang und es wurde ein Leistungswir-
kungsgrad 37.9% bei 1.8V gemessen. Die maximale Ausgansleitung betrug
23.4 dBm [Gerlich 13].
• Ein Leistungsverstärker in einer 0.35 µm SiGe Bipolar-Technologie welcher
durch Leistungskombinierung eine Ausgangsleistung von 30 dBm (1W)und
einen Leistungswirkungsgrad von 30% erreicht. Die Versorgungspannung
liegt bei 2V.
• Zwei Leistungsverstärker, gefertigt in einer 0.25 µm SiGe:C BiCMOS-Tech-
nologie, demonstrieren die Möglichkeit einen weniger fortschrittlichen SiGe-
-Prozesses für Hochfrequenz-Leistungsanwendungen zu verwenden. Leis-
tungskombinierung, die Verwendung der passiven frequenzselektiven Rück-
kopplung und Layoutoptimierung ermöglichten die Realisierung von Leis-
tungsverstärkern mit 30 dBm Ausgangsleistung und einem Leistungswir-
kungsgrad von 35% bei Versorgungsspannungen unter 2.6V.
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Chapter 1
Introduction
Wireless technologies enable applications nowadays that would have been impos-
sible years ago. Started with simple text messages and ordinary phone calls,
the mobile phone is able today to receive information with a peak data rate of
1Gbit/s. Video calls or online streaming of high deﬁnition medias are today every-
day features. A similar evolution can be observed for wireless local area networks
(WLAN). The ﬁrst published standard, IEEE 802.11-1997, deﬁned a net data
rate of 2Mbit/s in the industrial, scientiﬁc and medical (ISM) frequency band
at 2.4GHz. The latest published standard that is used nowadays commercially,
IEEE 802.11ac, provides a data rate of almost 1300Mbit/s at 5GHz. Further-
more, the new IEEE 802.11ad WLAN standard for short-range networks uses the
60GHz band and allows data rates of up to 6930Mbit/s. The presented perfor-
mance increase of mobile communication and WLAN are only two examples but
can be applied to almost every wireless application.
Besides improving existing wireless applications, new applications emerge. Inter-
net of Things (IoT),the predicted great future economic sector, should provide a
comprehensive network for almost every conceivable object. Washing machines,
dryers, cars, transportation systems, medical systems, even whole buildings, will
be able to communicate automatically and share their information by embed-
ded sensors and wireless communication interfaces [Porkodi 14]. Along with this
concept is the development of wireless energy harvesting systems, that is to use
ambient radio frequency (RF) energy or dedicated wirelessly transmitted RF en-
ergy as device power source [Soyata 16]. The charging of device battery or the
operating of the device will become spatial independent of a wired power infras-
tructure. These given examples are only a fraction of today’s and future wireless
application and could be further expanded by numerous examples in the ﬁelds of
radio detection and ranging (radar) or millimeter-wave imaging.
Despite all these diﬀerent applications, almost all wireless RF systems have in
general a common transceiver – transmitter and receiver as one component – ar-
chitecture to operate at radio frequencies. An example for such a transceiver
1
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(a)
(b)
Figure 1.1: State-of-the-art wideband transceiver, (a) – simpliﬁed block diagram
of a heterodyne transceiver, (b) – Implemented transceiver on a printed circuit
board (photograph by wdwd, distributed under a CC-BY-SA 4.0 license)
architecture is given in Fig. 1.1. The block diagram of Fig. 1.1(a) shows a het-
erodyne transceiver for a state-of-the-art wideband transceiver system. The im-
plementation of the transceiver on a printed circuit board (PCB) is depicted in
1.1(b) and framed by white lines. As seen by the colored areas in 1.1(b) and
the corresponding colored subsystems in the transceiver’s block diagram, most
functions are realized as single chip solution. For example, the intermediate fre-
quency- (IF) mixer incorporates additionally ampliﬁers, ﬁlters and a frequency
synthesizer, next to the mixer itself.
The situation is diﬀerent in the case of the low noise ampliﬁer (LNA) and power
ampliﬁer (PA). As seen in the block diagram, the LNA is the ﬁrst amplifying
device in the receiver path, the PA the last amplifying device in the transmitter
path. The performance of the devices will be therefore substantially aﬀect the
overall performance of the transceiver [Luzzatto 07]. The gain and noise contri-
bution of the LNA will deﬁne the receiver’s sensitivity. The maximum output
power of the PA will have a major inﬂuence on the radiated signal strength. Its
eﬃciency will mainly determine the overall system eﬃciency, as power ampliﬁers
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consume most of the system power. Further, power ampliﬁers require a signiﬁ-
cant portion of the chip area due to large transistors and matching networks. The
result would be higher overall costs because of the larger transceiver chip area.
As consequence of this outstanding status in a transceiver system, low noise
ampliﬁers and power ampliﬁers need to be designed application-speciﬁc and are
implemented as individual components in a transceiver. In the example of the
wideband transceiver in Fig. 1.1, the general-purpose RF mixer is incorporated in
a silicon (SI) complementary metal oxide semiconductor (CMOS) process that is
only conditionally suitable for LNAs and PAs operating in a wideband transceiver
system. Instead, a individual low noise ampliﬁer and power ampliﬁer based on
a gallium arsenide semiconductor technology are used that present a superior
performance relative to Si-CMOS based ampliﬁers.
This example should illustrate that the design of LNAs and PAs has a decisive
inﬂuence on the performance of transceivers. Although they are only one com-
ponent of the transceiver, their characteristics determine signiﬁcantly the overall
system.
The thesis focuses on X-band power ampliﬁers and low noise ampliﬁers operat-
ing in the frequency range between 8GHz and 18GHz. Main applications in
these frequency bands are phased-array radar systems, e.g. weather radar, air
traﬃc control, missile defense systems, and satellite communication system, as
commercial satellite broadcast or military communication systems. All of these
applications are operating with long range signals. Therefore, an LNA should
provide high gain to amplify weak signals and contribute less noise as possible for
a high sensitivity. On the other hand, a PA should deliver a high output power for
suﬃcient signal levels. Further, power ampliﬁers operating in phased-array radar
systems, needs to be very eﬃcient. Since numerous PAs are combined in such
radar system, the overall eﬃciency will be determined by the power ampliﬁers’
eﬃciency, and thus, determine the operating costs.
1.1 Thesis Motivation
At ﬁrst glance, wide-bandgap compound semiconductors appear to be the ﬁrst
choice for X-band power ampliﬁers and low noise ampliﬁers. Monolithic mi-
crowave integrated circuit (MMIC) power ampliﬁers are reported that deliver
output power levels of 41 dBm and more [Resca 14][Kikuchi 14]. The given ef-
ﬁciency reaches values of 50% and more [Watanabe 13][Schafer 13] at X-band
frequencies. Low noise ampliﬁers with comparable to SiGe LNAs noise perfor-
mance but superior input robustness [Schuh 13] and linearity [Andrei 12] were
demonstrated.
Despite the obvious advantage in the use of compound semiconductor technolo-
gies, they are at the moment not economically competitive to SiGe technologies
Chapter 1. Introduction 4
in terms of fabrication costs and yield [Komiak 15]. Another major drawback is
the missing possibility to integrate monolithically complete transceivers as MMIC
in such technologies. Only transceiver front ends – PA, LNA and switches – were
reported [Masuda 12].
By contrast, monolithically integrated X-band transceivers are feasible in sili-
con germanium technologies [Liu 16]. Furthermore, the integration of a SiGe
process into a Si-CMOS technology (BiCMOS) allows to realize mixed-signal
MMIC transceivers that incorporate digital interfaces, e.g. analog-digital conver-
sion. Such a MMIC transceiver in a 0.13 µm BiCMOS technology is presented
in [Yu 14]. Therefore, the research in the ﬁeld of SiGe power ampliﬁers and low
noise ampliﬁers is still reasonable.
One challenge in the design of SiGe PAs and LNAs for X-band applications is
the RF performance of a silicon-germanium heterojunction bipolar transistor
(SiGe-HBT) in terms of gain. An inevitable trade-oﬀ between its breakdown
voltage characteristics and high frequency gain is given by the transistor’s phys-
ical structure. The properties caused by this physical structure is expressed,
among other things, in the transit frequency (ft) and maximum oscillation fre-
quency (fmax) of the transistor and is related to the frequency-dependent tran-
sistor gain. That is, the higher the frequencies ft and fmax, the higher is the
gain at frequencies below. To realize such a so-called high-speed transistor, the
transistor’s base region should be very thin and the collector should be highly
doped. On the other hand, a thin base region and highly doped collector result in
low breakdown voltages and limit the maximum collector-emitter operating volt-
age to low values. For example, the SiGe-HBT of a 0.13 µm BiCMOS technology
has a transit frequency of ft = 300GHz and maximum oscillation frequency of
fmax = 500GHz [Fischer 13]. The limiting collector-emitter breakdown voltage
measured with open base (BV EO) is only 1.7V.
Power ampliﬁers at X-band frequencies require high-speed SiGe-HBTs to provide
suﬃcient gain. This also means that the maximum output power is limited by
the low usable voltage level. As power is the product of voltage and current, one
suitable possibility to increase the output power is to increase the current by an
enlarged emitter area.
A similar situation is given for SiGe low noise ampliﬁers. High-speed SiGe-HBTs
are needed to provide high gain at at X-band frequencies but the challenge is not
the low breakdown voltages but the high base sheet resistance. As previously
mentioned, the characteristic frequencies ft and fmax are also increased by thin-
ning the base region. As a result, the base sheet resistance is increased and as a
major source of noise in a transistor, the overall noise performance of the LNA
will be thereby degraded. As in the case of the PAs, one solution is to combine
numerous transistors in parallel. This will reduce the overall base sheet resistance
of the LNA and allows to maintain the bias current of the single transistor at
same level of performance.
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Despite the simplicity of parallel combining individual transistors, it causes new
diﬃculties in the design of PAs and LNAs. The input and output impedances
become smaller, and thus, the requirements on on-chip matching networks are
increased. The metal trace width of interconnections must be increased in order
to avoid violations of the maximum current density rules of the technology. The
result of wider metal traces are increased parasitic capacitances that degrade the
overall eﬃciency of the ampliﬁer.
Another major issue the stability. Considered as one large transistor, parallel
connected transistors have the tendency to become unstable. The intrinsic base-
collector capacitance of the transistor causes a feedback that enables the transistor
to oscillate under certain conditions [Cripps 06].
By usage of the external passive frequency selective feedback, it becomes possi-
ble to realize power ampliﬁers and low noise ampliﬁers at low supply voltages.
Despite numerous parallel combined individual transistors, they are stable of
the entire frequency spectrum. Furthermore, the external feedback mitigates
the frequency-dependent gain degradation of the transistors by neutralization of
the base-collector capacitance at working frequencies. Although the feedback is
known from the literature, it was never before used for stabilizing and neutralizing
simultaneously.
1.2 State-of-the-Art
The Fig. 1.2 shows the maximum output power and power-added eﬃciency (PAE)
of the most considerable reported X-band SiGe power ampliﬁers. Power ampliﬁers
that have been contributed by this work are highlighted in red. It is obvious that
PAs with high eﬃciency only demonstrate a moderate output power level. On
the other hand, power ampliﬁers with output power levels near 1W (30 dBm)
have an eﬃciency lower then 20%. The challenge of this work was now to develop
stable power ampliﬁers that are more eﬃcient at moderate and high output power
levels. Additionally, it should be attempted to achieve a higher output power
than previously reported. As shown by the highlighted results in Fig. 1.2, the
contributed PAs have leading positions.
An overview of most considerable reported X-band SiGe low noise ampliﬁers is
given in Tab. 1.1. The LNA of this thesis is highlighted in red. Although the
performance of some LNAs are better relative to the red marked one, it should be
noted that most LNAs are measured on-chip. The low noise ampliﬁer presented
in this thesis was bonded onto a substrate, and the performance including all
parasitics, e.g. transmission lines or bond wires, was evaluated. Nevertheless,
it is apparent from Tab. 1.1 that a high gain could be achieved at low power
dissipation compared to other stated ampliﬁers. Also the value of the noise ﬁgure
(NF ) is comparable to other reported LNAs.
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Figure 1.2: Maximum output power as function of eﬃciency of most considerable
X-band SiGe power ampliﬁers
Table 1.1: Performance of most considerable X-band SiGe low noise ampliﬁers
Reference Frequency range (-3dB) Gainmax NF Supply voltage Power dissipation Chip area
(GHz) (dB) (dB) (V) (mW) (mm)2
[Kuo 06] 8-12 20 1.2 2.5 15 0.73 × 0.72
[Nakajima 07] 8-12 21 4.6 1 3.3 19.1 × 0.63
[Thrivikraman 09] 9.3-11.3 (±0.5 dB) 30 2 5 285 1.6 × 1.1
[Howard 10] 3.4-15.8 21.3 4.2 3.3 116 1.06 × 0.09
[Chartier 10] 1-11 21 2.5 5 70 0.27 × 0.37
[Chartier 10] 1-11 33 2.9 3 78 0.34 × 0.46
[Gerlich 12] 8.43-9.11 28.1 2.2 3 28.5 0.93 × 0.7
[Kalyoncu 12] 8.5-11.5 27 1.6 4 115 1.3 × 0.9
[Poh 12] 8-12 8.5 3.1 0.5 2 0.75 × 0.75
[Dinc 12b] 8-12 21 1.52 2.2 22 0.62 × 0.82
[Schmid 14] 8-12 16.5 1.6 – 19.9 0.8 × 0.9
[Kanar 14] 6.4-11 24.2 1.2 1.8 32.8 0.68 × 0.68
[Davulcu 15] 6.4-11 15 2.7 – 23.1 0.73 × 0.84
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1.3 Thesis Organization
The second chapter provides an introduction into preliminary considerations to
X-band power ampliﬁers and low noise ampliﬁers. Important performance met-
rics of PAs and LNAs are presented and the most common circuit topologies
are presented. The presentation of the two SiGe technologies used to realize
the ampliﬁers of this thesis concludes the second chapter. The basic concept of
bandgap engineering is shown and the modeling if SiGe HBTs in both technolo-
gies is shown. Furthermore, the selection of a suitable transistor for RF ampliﬁers
is depicted and the passive components models of both technology are shown.
In Chapter 3 the passive frequency-selective feedback is introduced. First, sources
of instability in X-band ampliﬁers are presented. Subsequently, the focus on the
intrinsic transistor feedback by the base collector capacitance and its inﬂuence of
the ampliﬁer’s stability is discussed followed by the explanation of the frequency
selective feedback and its inﬂuence on the circuit performance.
The design of two high eﬃcient and packaged power ampliﬁers is given in the
fourth chapter. As one PA utilize a transformer-based output matching network
and the second a LC-Balun, both matching concepts are presented. Subsequently,
a power combined PA is presented which is based on packaged transformer PA.
The chapter concludes with the presentation of two power ampliﬁers that incor-
porated in a non-advanced SiGe technology but demonstrate the capability to
use such technologies for the design of RF power ampliﬁers.
A narrow-band 8.7GHz low noise ampliﬁer is presented in Chapter 5. The circuit
design is shown and the general noise performance of the transistor is shown. The
integration of the LNA into a mixer design and the presentation of experimental
results conclude the chapter.
Finally, Chapter 6 concludes the thesis with a conclusion and outlook.

Chapter 2
Preliminary Considerations to
X-Band Amplifiers
The following chapter provides preliminary considerations to X-band ampliﬁers.
Typical ampliﬁer performance metrics, as power gain or eﬃciency, are explained.
The technology frameworks of two SiGe technologies is presented and the basic
idea behind bandgap engineering is depicted in this chapter. Furthermore, the
selection of a suitable transistor and diﬀerent ampliﬁer classes and topologies are
given.
2.1 Performance Metrics
The performance evaluation of power ampliﬁers and low noise ampliﬁers is done
by various performance metrics. They indicate the maximum performance capa-
bility and characterize ampliﬁers under diﬀerent operating conditions. As some
metrics are application speciﬁc, only general metrics for the performance evalua-
tion of LNAs and PAs will be presented.
2.1.1 Power Gain and Efficiency
The given power metrics are derived by an simpliﬁed block diagram of a general
radio frequency ampliﬁer in Fig. 2.1. A source, characterized by the impedance
ZS and AC voltage source VS, drives the ampliﬁer through an input matching
network (IMN), which transform the source impedance to the optimal operating
input impedance ZIN of the ampliﬁer. The ampliﬁed output signal is delivered
to a load, denoted as impedance ZL. An impedance transformation of the load
impedance to the ampliﬁers output is realized by the output matching network
(OMN).
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IMN OMN
VDC
IDC
ZLZS
vS
ZIN ZOUT
vIN vOUT vL
Figure 2.1: Generalized block diagram of a ampliﬁer circuit
Power Gain
For sine wave signals, the relation between an output power and input power of
an ampliﬁer circuit can be calculated by three diﬀerent kinds of gain:
• Operating power gain GP : The relation between the delivered power to
the load impedance PL and the input power of the ampliﬁer PIN is the
operating power gain:
GP =
PL
PIN
=
|vL|
2
2ℜ{ZL}
|vIN |
2
2ℜ{ZIN}
=
|vL|2
|vIN |2
Re {ZIN}
Re {ZL} (2.1)
The operating power gain is independent of the source impedance. It is
therefore useful in the design of bilateral devices, as the design of the output
matching network can be realized without a disturbing unmatched input
impedance.
• Avaible power gain GA: The power gain GA is a function of the output
power of the ampliﬁer POUT to the available source power PS:
GA =
POUT
PS
=
|vOUT |
2
2ℜ{ZOUT }
|vS |
2
8ℜ{ZS}
= 4
|vOUT |2
|vS|2
Re {ZS}
Re {ZOUT} (2.2)
As only the output power of the ampliﬁer is considered and not the power at
the load, GP is suitable for calculations in low noise ampliﬁer design. The
optimal noise impedance match at the input of the LNA can be therefore
determined by the assumption of a perfectly matched output.
• Transducer power gain GT : The transducer power gain is deﬁned as the
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ratio of the output power at the load to the source power.
GT =
PL
PS
=
|vL|
2
2ℜ{ZL}
|vS |
2
8ℜ{ZS}
= 4
|vL|2
|vS|2
Re {ZS}
Re {ZL} (2.3)
The transducer power gain takes the losses in both matching networks into
account. Therefore, the power gain of the complete ampliﬁer circuit is
evaluated by GT .
The power levels and gains of an ampliﬁer can comprises several order of magni-
tudes. It is therefore useful and common to use a logarithmic scaling and to scale
the power to the power of 1mW:
Pdbm [dBm] = 10 log (Plin [W ] · 1000) (2.4)
The logarithmic scaling of power gains is given by the following equations:
Gdb [dB] = 10 log (Glin) (2.5)
Gdb [dB] = 10 log
(
Plin,2
Plin,1
)
(2.6)
Gdb [dB] = Pdbm,2 − Pdbm,1 (2.7)
Efficiency
The eﬃciency of radio frequency ampliﬁers is of vital importance. In particular,
power ampliﬁers will consume a large amount of system power in transceiver and
transmitters. Thus, their eﬃciency will primarily determine the overall system
eﬃciency. Further, phased array applications combine numerous power ampliﬁers
to drive the antenna array. It is obvious in this case that low eﬃcient PAs will
dissipate a signiﬁcant amount of heat which is taken away by cooling systems.
The other way around, the use of highly eﬃcient power ampliﬁers enables to lower
the requirements on cooling systems, and therefore, save operating costs.
As in the case of power gain, diﬀerent kinds of deﬁnition for the ampliﬁer’s
eﬃciency exist:
• Collector eﬃciency η: The ratio of output power to applied DC power is
deﬁned as collector eﬃciency:
η =
PL
PDC
=
PL
VDCIDC
(2.8)
As the collector eﬃciency does not take the input power into account, the
value of η for ampliﬁers can be misleading. The output power of low gain
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ampliﬁers with high collector eﬃciencies will be mostly provided by the
input power and not by the ampliﬁer itself.
• Power-added eﬃciency PAE: The power added eﬃciency takes into account
that some amount of output power is not provided by the ampliﬁer itself
but from the input power. Therefore, only the amount of output power
added by the ampliﬁer is considered to evaluate the eﬃciency:
PAE =
PL − Pin
PDC
= η
(
1− 1
GP
)
(2.9)
It is seen from (2.9) that the power-added eﬃciency of high gain ampliﬁers
is close to the collector eﬃciency The power-added eﬃciency is the most
common metric for the ampliﬁer eﬃciency.
• Overall eﬃciency ηov: Although rarely used in the context of RF ampliﬁers,
the overall eﬃciency comprises the general physical deﬁnition of eﬃciency
as it relates the output power to the overall input power of the ampliﬁer:
ηov =
PL
PDC + Pin
=
PL
PDC +
PL
GP
(2.10)
The deﬁnition of PAE in (2.9) is physically not impeccable. Although the
gain of ampliﬁers should be greater than unity, gain values smaller than
unity results in a negative power-added eﬃciency, which has no physical
meaning. Only the deﬁnition of the overall eﬃciency results in all circum-
stances in a meaningful solution.
All given deﬁnitions for the eﬃciency use instantaneous power levels. In the case
of complex modulated signals with time-varying amplitudes, it is more suitable
to evaluate the eﬃciency by an average eﬃciency:
η =
PL
PDC
(2.11)
The average output power PL and DC power PDC is derived from their probability
density functions [Raab 03].
2.1.2 Nonlinearty
Many high frequency applications require linearly amplifying ampliﬁers because
they employ modulation schemes with time-varying envelopes. That means, the
output signal of the ampliﬁer needs to be a undistorted replica of the input signal.
A distortion of the output signal does not only results in a loss of information but
also generates additional frequency components in the output signal spectrum.
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The nonlinearity of an ampliﬁer is the results of the exponential transfer function
of the transistor. Thus, the transfer function of a memoryless ampliﬁer can be
described by a power series, wherein sout denotes the output signal and sin the
input signal [Colantonio 09]:
sout (t) = a1sin (t)+a2sin (t)
2+a3sin (t)
3+ ...+aNsin (t)
N =
∞∑
1
ansin (t)
n (2.12)
Assuming a sinusoidal input signal with the amplitude A:
sin (t) = A cos (ωt) (2.13)
and using (2.13) in (2.12), sout is given by using trigonometric transformations,
reordering and truncation from the fourth order to:
sout =
1
2
a2A
2 +
(
a1 +
3a3A
3
4
)
cos (ωt) +
1
2
a2A
2(2ωt) +
1
4
a3A
3(3ωt) (2.14)
Instead of a single frequency component, the output spectrum consists of the
fundamental frequency at ω and harmonics at nth multiples of the fundamental.
Following conclusions can be made from (2.14):
• For small amplitudes of sin, the harmonics can be neglected and the gain
is deﬁned by a1, the small signal gain. The ampliﬁer is in linear operation.
• An increasing amplitude A leads to variation of the gain at the fundamental
by 3a3A3/4. In most cases the value for a3 is negative, and as consequence,
the gain decreases with an increasing input signal strength known as gain
compression. The reverse case, gain expansion, is also observable. Espe-
cially weakly or non biased transistors show gain expansion before the gain
compresses [Zhang 05]. When gain compression or expansion starts to oc-
cur, the ampliﬁer goes into saturation.
• The amplitude of the nth harmonic increases by approximately An for small
input signal strengths.
1 dB Compression Point
The distinction between linear operation and the beginning of ampliﬁer saturation
is done at the 1 dB compression point. It is deﬁned as the input power level
(IP1dB) at which the gain is dropped by 1 dB, depicted in Fig. 2.2. The related
output power (OP1dB) is calculated by the small signal G to:
OP1dB [dBm] = IP1dB [dBm] +G [dB]− 1 dB (2.15)
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Figure 2.2: Output power as function of the ampliﬁer’s input power to determine
the input and output 1 dB compression point
Third Order Intercept Point
The presented 1 dB compression point is used to evaluate the linearity of an
ampliﬁer with a single tone excitation. This test scenario will not reﬂect the real
case of ampliﬁer applications if they will operate with bandwidth-limited signal
instead of a signal at one frequency. Therefore, to consider the linearity of an
ampliﬁer with more than one input signal, a two-tone excitation is used.
The measurement setup is shown in Fig. 2.3. Two signals with equal amplitude,
sin,1 and sin,2, are generated by signal sources and combined in a power combiner.
The frequency diﬀerence between sin,1 and sin,2 should be much smaller than the
signal frequency but large enough to be measured by the spectrum analyzer. To
avoid measurement errors through mismatching, attenuators are used to ensure
a 50Ω impedance match between each stage.
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Figure 2.3: Measurement setup for a two-tone excitation of an ampliﬁer to deter-
mine the third order intercept point
The output spectrum of a nonlinear system, as the ampliﬁer, will exhibits inter-
modulation products (IM) under two-tone excitation. These "mixing" products
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are not harmonics of the input signals but are related to their sum and diﬀerence,
as will be shown. The input signal sin is given by:
sin = sin,1 + sin,2 = A cos (ω1t) + A cos (ω2t), with |ω1 − ω2| << ω1, ω2 (2.16)
The output signal is calculated with the use of (2.12):
sout (t) = a1 (A cos (ω1t) + A cos (ω2t)) + a2 (A cos (ω1t) + A cos (ω2t))
2
+ a3 (A cos (ω1t) + A cos (ω2t))
3 + ...
=
∞∑
1
an (A cos (ω1t) + A cos (ω2t))
n (2.17)
Truncating (2.17) after n = 3 and expanding the equation by trigonometric trans-
formations, the spectrum of the output signal will contain following harmonics
and intermodulation products :
ω1, ω2 :
(
a1A+
9
4
a3A
3
)
(cos (ω1t) + cos (ω2t)) (2.18)
|ω1 − ω2| , ω2 − ω1 :
(
a2A
2
)
(cos ((ω1 − ω2) t) + cos ((ω2 − ω1) t)) (2.19)
2ω1, 2ω2 :
(
1
2
a2A
2
)
(cos (2ω1t) + cos (2ω2t)) (2.20)
3ω1, 3ω2 :
(
1
4
a3A
3
)
(cos (3ω1t) + cos (3ω2t)) (2.21)
2ω1 + ω2, ω1 + 2ω2 :
(
3
4
a3A
3
)
(cos ((2ω1 + ω2) t) + cos ((1ω1 + 2ω2) t)) (2.22)
2ω1 − ω2, |ω1 − 2ω2| :
(
3
4
a3A
3
)
(cos ((2ω1 − ω2) t) + cos ((1ω1 − 2ω2) t)) (2.23)
Most of the harmonics and intermodulation products are not of concern because
they are located far away from the fundamentals in the spectrum, shown in
Fig. 2.4. However, two intermodulation products of third order (IM3) are close to
the fundamental frequencies and given by (2.23). When the frequency diﬀerence
between ω1 and ω2 is small enough, 2ω1 − ω2 and |ω1 − 2ω2| will appear in the
operating frequency band of the ampliﬁer, and thus, distorting the useful signal.
The metric to evaluate the linearity of the ampliﬁer under two-tone excitation,
and derived from the given explanation about IM3, is called "third intercept
point" (IP3). Considering the Fig. 2.5 and (2.23), it can be seen that if the
amplitude of the fundamental is increased by 1 dB, the amplitude of IM3 increases
by 3 dB. The deﬁnition of the third intercept point is the point on which the
fundamental and third order intermodulation reach the same power level. It
should be noted that it is not possible to measure IP3 because of gain compression
at higher input power levels. Instead, the power of the fundamental and IM3 is
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Figure 2.4: Diagram of the ampliﬁer’s output spectrum under two-tone excitation
measured at low input signal strengths and the point is extrapolated, as seen in
Fig. 2.5. Referring to the output power, the point is stated as "output third order
intercept point" (OIP3). In the case that IP3 is read from the input power axis,
it is called "‘input third order intercept point"‘ (IIP3).
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Figure 2.5: Two-tone power transfer characteristic, showing graphical deﬁnition
of the third-order intercept point
2.1.3 Power Transfer Characteristic and Bandwidth
The power transfer characteristic comprises all presented performance metrics for
a single-tone excitation in one diagram. An example of such diagram is given in
Chapter 2. Preliminary Considerations to X-Band Ampliﬁers 17
Fig. 2.6 and shows the typical power transfer characteristic of a power ampliﬁer.
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Figure 2.6: Example of a power transfer characteristic of a power ampliﬁer
The diagram depicts the power-added eﬃciency, output power and power gain
as function of the input power. It is possible to read oﬀ the maximum output
power, power-added eﬃciency and the small-signal gain of the ampliﬁer, and
to distinguish between linear operation and saturation by constructing the 1 dB
compression point.
The Fig. 2.7 shows the output power as function of frequency at a speciﬁc in-
put power. Depending on the application, several deﬁnitions of bandwidth are
common.
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Figure 2.7: 3 dB- and 1 dB-bandwidth deﬁnition of ampliﬁers
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The 3 dB-bandwidth deﬁnes the frequency range in which the output power varies
by 3 dB from the maximum value. Since an output power reduction of 3 dB means
that the ampliﬁer can provide only half the maximum power, is the use of a
1 dB-bandwidth more suitable for many applications.
2.1.4 Noise Figure
An important metric for low noise ampliﬁers is the noise factor (F) or noise
ﬁgure (NF) and is used to characterize the noise contribution of the ampliﬁer.
The deﬁnitions of noise factor and ﬁgure are given as follow:
F =
Signal-to-Noise Ratio at the input
Signal-to-Noise Ratio at the output
=
SNRin
SNRout
(2.24)
NF = 10 log
SNRin
SNRout
= 10 logF (2.25)
The signal-to-noise ratio is deﬁned as the relation of signal power PS to noise
power PN :
SNR =
PS
PN
(2.26)
Using (2.26) in (2.24) and keeping in mind that the available power gain of an
ampliﬁer is GA = PS,out/PS,in results in:
F =
PS,in/PN,in
PS,out/PN,out
=
PS,in/PN,in
GAPS,in/(GA(PN,in + PN,add))
=
PN,in + PN,add
PN,in
= 1 +
PN,add
PN,in
(2.27)
The added noise power of the ampliﬁer at the output is denoted as PN,add in
(2.27).
For further solving of (2.27), the simpliﬁed noise model of Fig. 2.8 is considered.
*
Noiseless
Amplifier
*
RS
vS
Noiseless
Source
Real Amplifier
iN,A
vN,AvN,Rs
Figure 2.8: Simpliﬁed noise model to calculate the noise factor
The ampliﬁer is modeled as ideal, noiseless, ampliﬁer and its noise contribution
is taken by the input referred noise voltage source vN,A and current source iN,A
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into account [Rothe 56]. The source is also noiseless and the source impedance is
modeled as resistive impedance RS, and the noise of the resistor is given by the
voltage source vN,Rs.
Neglecting any correlation between the noise sources, the added noise power of
the ampliﬁer results in:
PN,add = v2N,Rs + v
2
N,A + i
2
N,AR
2
S (2.28)
Consequently, the noise ﬁgure is given by:
NF = 10 log
(
v2N,Rs + v
2
N,A + i
2
N,AR
2
S
v2N,Rs
)
(2.29)
The most common practice to measure the noise performance of an ampliﬁer is
to use a noise ﬁgure meter which utilizes the Y-factor method [Schiek 06].
2.2 Technology Frameworks
The ampliﬁers of this thesis are incorporated in two diﬀerent SiGe technologies.
Accordingly, the section describes the basic idea behind the bandgap engineering
of Si bipolar transistors and presents the features of the technologies. Further-
more, the basis for the selection of a suitable transistor for the ampliﬁers is given
and the modeling of passive devices in the technologies is depicted.
2.2.1 Silicon Germanium Heterojunction Bipolar
Transistor
Silicon germanium heterojunction bipolar transistors are the result of bandgap en-
gineered Si bipolar (homo-)junction transistors. Although the concept of bandgap
engineering to improve the transistor’s performance was described in 1957 by
Kroemer [Kroemer 57], it took about thirty years to realize a ﬁrst bandgap engi-
neered silicon transistor [Iyer 87].
The general idea behind bandgap engineering is depicted in Fig. 2.9, showing a
structure scheme of Si BJT with qualitative doping levels and equivalent band
energy diagram. Germanium has a lower bandgap energy (0.67 eV) than pure
silicon (1.1 eV), and therefore, an alloy of silicon and a speciﬁc small amount n
of germanium (Si1-nGen) will also have lower bandgap energy between the con-
duction EC and valence band EV than silicon. Introduced as base material in a
BJT, the consequence would be a by ∆Eg lowered conduction band compared to
silicon as base material [Cressler 03]. The diﬀerence ∆Eg is given by:
∆Eg = Eg,Si − Eg,Si1−nGen (2.30)
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Figure 2.9: Structure scheme of Si BJT and HBT with qualitative doping concen-
trations and simpliﬁed energy band diagram in active mode, base-emitter junction
in forward direction and collector-base junction in reverse direction (VBE < VCB)
The lowered potential barrier for electrons injected into the base increases the
emitter base electron current In,E compared to a BJT for the same base emitter
voltage VBE. The energy of the base valence band will not be changed by the
SiGe alloy, and therefore, the base emitter hole current Ip,E remains unaﬀected
by the bandgap engineering. Neglecting recombination and reverse currents, it is
permissible to set In,E as collector current and Ip,E as base current. A subsequent
comparison of the static common emitter forward current gain βf,DC for Si BJTs
and HBTs shows that the increase in βf,DC exponentially depends on the bandgap
energy diﬀerence ∆Eg between Si and Si1-nGen [Ashburn 03]:
βf,DC,Si1−nGen
βf,DC,Si
∼ e∆EgkT (2.31)
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Recalling the approximation of the static current gain of BJTs, shown in (2.32),
reveals the impact of the bandgap engineering on transistor design.
βf,DC =
IC
IB
≈ In,E
Ip,E
=
qDn
WB
n2i,B
NA
(
e
VBE
VT − 1
)
qDp
WE
n2i,E
ND,E
(
e
VBE
VT − 1
) = DnWEn2i,BND,E
DpWBn2i,ENA
(2.32)
The current gain of a BJT depends on the ratio of emitter (ND,E) and base
doping (NA) and base (WB) and emitter width (WE). The emitter of a BJT is
already highly doped to decrease the intrinsic emitter resistance and the usage
of polycrystalline silicon (poly-Si) as emitter contact material signiﬁcantly lowers
the inﬂuence of the emitter width on the current gain. As (2.32) shows, the only
possibility to increase βf,DC now is to decrease the base doping concentration or
thinning the base. Both will have inﬂuence on other transistor properties, as the
base resistance will be increased by lower doping or base thinning. It is therefore
not possible to realize a bipolar junction transistor with high current gain and
without degrading signiﬁcantly other transistor properties, e.g broadband noise
caused by the base resistance.
For a HBT with equal doping proﬁle as a BJT, the current gain is exponentially
increased by the bandgap engineering. Conversely, this means that the base
doping and thickness can be increased to improve other transistor properties by
a lowered base resistance.
Furthermore, a graded Ge proﬁle, as shown in Fig. 2.9, will accelerate minority
charges in the neutral base by a built-in quasi electric ﬁeld. The result of the
graded Ge proﬁle is a reduced base transit time for electrons in the base. This
in turn will further improve the frequency characteristic of the HBT. The quasi
electric ﬁeld is established through the conduction band grading that is given for
a linear graded Ge proﬁle by:
EC,graded (x) =
(
EC,Si1−nGen (xEB)− EC,Si1−mGem (xBC)
) x
WB
(2.33)
The cross section of a self-aligned double-poly Si HBT is shown in Fig. 2.10.
The intrinsic transistor consists only of the n-doped collector, SiGe p-doped base
and heavily n-doped monocrystalline silicon emitter. The emitter is connected
by a heavily doped poly-Si to its metalized contact. As previously stated, the
use of poly-Si decreases the inﬂuence of the emitter width on the current gain
by decreasing Ip,E in (2.32). In the case of the use of poly-Si, a potential barrier
at the poly-Si–mono-Si interface reduces the hole current injected from the base
[Meister 89]. Moreover, the introduction of poly-Si into the fabrication process
allows the formation of a self-aligning base. Base dimensions below lithographic
limits became possible and made small transistors with an increased frequency
performance feasible [Hashimoto 14]. The poly-Si contact material of the base
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Figure 2.10: Cross section scheme of self-aligned double-poly Si HBT
reduces its sheet resistance. As the collector doping concentration is low, com-
pared to base and emitter doping, the extrinsic collector resistance is reduced by
a so-called heavily doped buried layer.
It should be noted that state-of-the-art silicon germanium technologies add a
small amount of carbon to the base. Annealing processes at high temperatures
enable boron to diﬀuse out of the base and broaden the base doping proﬁle. When
carbon is added, an undersaturation of Si self-interstitials in carbon rich areas
occurs by outdiﬀusing of carbon in these areas. This in turn, suppresses the
outdiﬀusion of boron, and it is demonstrated that the use of carbon in the base
improves the static and high-frequency behavior of SiGe:C HBTs [Osten 00].
2.2.2 Features of the Technologies
Two technologies were available to fabricate the power ampliﬁers and low noise
ampliﬁer, IHP Microelectronics’s SG25H3 process and Inﬁneon’s B7HF200 tech-
nology.
B7HF200
The B7HF200 SiGe:C 0.35 µm bipolar technology provides three diﬀerent vertical
npn and on pnp HBTs. The npn transistors diﬀer in their high frequency perfor-
mance, the fastest device exhibits a transit frequency of 200GHz and maximum
oscillation frequency of 250GHz. As the transit frequency of the pnp transistor is
3.5GHz, this transistor is not further considered. Metal-insulator-metal (MIM)
capacitors, poly-Si and tantalum nitride (TaN) resistors are available as passive
components. The metal stack is depicted in Fig. 2.11(a). The material of the
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Figure 2.11: Metal layer stacks of SiGe technologies, (a) – Inﬁneon B7HF200, (b)
– IHP Microelectronics SG25H3
metal layers is copper. A thick top metal layer enables the realization of low-loss
inductors and transformers.
SG25H3
In contrast to B7HF200, the IHP SiGe:C HBTs are incorporated in a CMOS
technology, SG25H3 is a 0.25 µm SiGe:C BiCMOS technology. Additionally to
the HBTs, nMOS and pMOS transistor are available but were not used in the
presented designs. Similar to B7HF200, three diﬀerent npn HBTs are provided
with diﬀerent high frequency performances. The maximum transit frequency
of the fastest transistor is 120GHz with a maximum oscillation frequency of
180GHz. In contrast to other processes, such as B7HF200, the fast speed transis-
tor has no heavily doped buried collector layer to reduce the collector resistance
[Heinemann 06]. Passive components such as poly resistors and MIM capacitors
are included. The Fig. 2.11(b) shows the metal layer stack with three metal layer
and two thick top metal layers, which can be used to integrate transformers and
inductors. The SG25H3 process uses aluminum as metal material.
2.2.3 Transistor Selection for X-band Amplifiers
The selection of a suitable transistor is crucial for the design of RF ampliﬁers, as
its performance mainly deﬁnes the overall performance. Both technologies provide
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three diﬀerent n-type HBTs that had to be evaluated before an implementation
in a design.
The evaluation and subsequent decision was based on the transistor characteris-
tic and performance determined by simulations. It is therefore mandatory that
the transistor is accurately modeled. Inﬁneon uses an improved Gummel-Poon
model, whereas IHP models the transistor with the Vertical Bipolar Inter-Com-
pany model. In the following, and overview on the SPICE Gummel-Poon (SGP)
model and the Vertical Bipolar Inter-Company (VBIC) is given. Furthermore, a
small-signal model, the hybrid-pi model, for analytic analysis is presented, and
the selection of the transistor is illustrated for both technologies.
Spice Gummel-Poon Model
The HBTs of Inﬁneon are modeled by the Gummel-Poon model, implemented
in a SPICE simulator called SPICE Gummel-Poon. The circuit model of the
HBT is depicted in Fig. 2.12. Although the model was already presented in 1970
[Gummel 70] for BJTs, it was later on adapted for HBTs [Correra 93].
Icx
Rc
Re
Iec/βr
Icc/βf 
Ibcn
Iben
Cbc
Cbe
Cjci
Cje
Cjcx
Rb
Base
Emitter
Collector
CcsSubstrate
Figure 2.12: Basic Gummel-Poon model used for Inﬁneon’s HBTs
Compared to previous models, the novelty of the model is the implementation of
the integral charge concept based on the Moll-Ross relation [Moll 56] which allows
to consider high-level injection by an increase of the majority charges in the base
by a signiﬁcantly increased minority carrier concentration. The model takes also
an additional base recombination current at low-level currents into account.
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The collector emitter current Icx in the SGP model is given by:
Icx = Icc − Iec = Iss
qb
(
eVBE/nFVT − 1)− Iss
qb
(
eVBC/nRVT − 1) (2.34)
The coeﬃcients nF and nR are the forward and reverse emission current coeﬃ-
cients, the thermal voltage VT is VT = kT/q. In contrast to a constant saturation
current Is for a asymmetrically p-n junction (like in a bipolar transistor)
IS =
qAjn
2
iDn
WpNA
, with ND >> NA (2.35)
the saturation current will change at high-level injection and is therefore deﬁned
as:
IS =
Iss
qb
(2.36)
The saturation current Iss in (2.36) is the saturation current at zero junction bias
(VBE = VBC = 0V) and it is assumed that the depletion layers are free of mobile
charges [Antognetti 89]:
Iss =
qDnn
2
iAj∫
neutral base
NA (x) dx
(2.37)
The factor qb is the relation between majority charges in the base to the base
majority charges at zero bias and is splitted into ﬁve parts:
qb =
QB
QB0
=
∫
neutral base
qAjp (x) dx∫
neutral base
qAjNA (x) dx
(2.38)
=
1
QB0
(1 + CjeVBE + CjcVBC + τB,fIcc + τB,rIec) (2.39)
It is demonstrated in [Antognetti 89] that by using (2.34) for Iec and Icc in (2.39)
qb can be solved as quadratic equation with the solutions q1 and q2:
qb =
q1
2
+
√(q1
2
)2
+ q2 (2.40)
q1 = 1 +
VBE
VB
+
VBC
VA
(2.41)
q2 =
Iss
IK,f
(
eVBE/nFVT − 1)+ Iss
IK,r
(
eVBC/nRVT − 1) (2.42)
The solution of q1 includes the base width modulation by the parameters VA
(forward Early voltage) and VB (reverse Early voltage). High-level injection is
modeled by q2. The parameters IK,f and IK,r are the so-called forward and
reverse knee currents. It should be mentioned that most SPICE simulators use
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an approximation for qb:
qb =
q1
2
(
1 +
√
1 + 4q2
)
(2.43)
q1 ≈ 1
1− VBE/VB − VBC/VA (2.44)
The low-current eﬀect is modeled by two additional diodes in Fig. 2.12. Conse-
quently, the terminal base current results in:
IB =
Icc
βf,DC
+
Iec
βr,DC
+ Iben + Ibcn (2.45)
Iben = C2Iss
(
eVBE/nELVT − 1) (2.46)
Ibcn = C4Iss
(
eVBE/nCLVT − 1) (2.47)
The factors C2 and C4 are the forward and reverse low-current nonideal base
current coeﬃcients, and nEL and nCL denote low-current base-emitter emission
coeﬃcient and low-current base-collector emission coeﬃcient, respectively. The
inﬂuence and importance of modeling the low-current eﬀect and high-level in-
jection is shown in Fig. 2.13 which depicts the variation of base and collector
current. The conclusion of the diagram in Fig. 2.13 is that the use of the SPICE
Gummel-Poon model allows to model the variation of the current gain as function
of the collector current.
VBE
ln(IC, IB)
IB
IC
βf,DC
ln(IK,f)
ln(C2· Iss)
ln(Iss)
Figure 2.13: Terminal collector current and base current as function of VBE with
VBC = 0
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The base resistance is modeled as a nonconstant resistor because it consists of
two resistances. The ﬁrst resistance is given by the external contact and sheet
resistance of the external base. The second part is the resistance of the active
base, the region below the emitter in Fig. 2.10. The equation for RB is [Maas 04]:
RB = rbm + 3 (rb − rbm)
(
tan z − z
z tan2 z
)
(2.48)
z =
−1 + sqrt1 + 144IB/π2IrB
24/π2 ·
√
IB/IrB
The minimum base resistance at high current levels is denoted by rbm, rb is the
external contact and base sheet resistance and the current IrB is the current where
rbm is twice its value.
The depletion capacitances Cje, Cjci and Cjcxare modeled by:
Cj(y) =
Cj0(y)(
1− VB(y)
Vj(y)
)mj(y) , y =
{
e, emitter
c, collector
(2.49)
The capacitance Cj0(y) is the depletion capacitance at zero bias, mj(y) represents
the grading coeﬃcient and the voltage Vj(y) is the built-in voltage of the junction.
A problem occurs in (2.49) when the bias voltage VB(y) gets close to the built-in
voltage. The capacitance will diverge to inﬁnity. To avoid this issue, VB(y) is
limited to:
VB(y) < FC · Vj(y), FC ∈ [0..1] (2.50)
For larger values of VB(y), the capacitance is linearly extrapolated. The depletion
capacitance between base and collector is divided into two capacitances to sepa-
rate between the capacitance at the active base and collector, and an overlapping
capacitance between the extrinsic base and collector:
Cjci = XjcCjc, Xjc ∈ [0..1] (2.51)
Cjcx = (1−Xjc)Cjc (2.52)
The diﬀusion capacitances Cbc and Cbe are given by:
Cbe = τf
dIcc
dVBE
=
τfIss
qbnFVT
eVBE/nFVT (2.53)
Cbc = τr
dIec
dVBC
=
τrIss
qbnRVT
eVBC/nRVT (2.54)
It should be noted that the transit time τf is not constant in the SPICE Gum-
mel-Poon model but modulated by Icc and VBC [Correra 93].
Similar to depletion capacitances of the base, the collector substrate capacitance
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Ccs is modeled by:
Ccs =
Ccs0(
1− Vcs
Vjcs
)mjcs , Vcs < FC · Vjcs, FC ∈ [0..1] (2.55)
Although the given description of the SPICE Gummel-Poon model is not com-
plete, it demonstrates the concept of the model, as subsequent models, like VBIC,
are based on the presented concept of integral charge.
Vertical Bipolar Inter-Company Model
IHP Microelectronics uses the VBIC model for the SiGe:C HBTs. The VBIC
model was reported in 1996 [McAndrew 96] and was intended to improve the mod-
eling of vertical transistor. The model circuit diagram is depicted in Fig. 2.14.
Since VBIC is based on the SPICE Gummel-Poon model, the following explana-
tion focuses on the important distinguishing features.
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Figure 2.14: Generalized VBIC model to model SG25H3 HBT
Looking again at the cross section of an HBT in Fig.2.10 reveals that next to
the npn transistor a parasitic pnp transistor is present. The emitter of the pnp
is the base of the HBT, the base is the n-doped collector and the substrate acts
as collector. Contrary to the SGP model, this pnp transistor is included in the
VBIC model by a partial Gummel-Poon model. Its collector emitter current is
modeled by the current source Icp and the base current is modeled by four diodes
including diﬀusion and depletion capacitances, as known from the SGP model.
The most signiﬁcant diﬀerence between VBIC and SGP is the unlink between
collector emitter current and base current. Similar to SGP the collector emitter
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current is given by:
Icc =
Is
qb
(IF − IR) = Is
qb
((
eVBE/nFVT − 1)− (eVBC/nRVT − 1)) (2.56)
Although the notation is slightly diﬀerent compared to SGP, the components of
(2.56) have the same meaning, e.g. Is of the VBIC model would be Iss in the
SGP.
The total base current IB is presented by:
IBE = IBEI
(
eVBE/nEIVT − 1)+ IBEN (eVBE/nENVT − 1) (2.57)
IB = IBE,int + IBE,ext = WBEIBE + (1−WBE) IBE, WBE ∈ [0..1] (2.58)
As mentioned, the base current IBE is now independent of IF from (2.56) and is
composed of an ideal component by IBEI and a nonideal part denoted by IBEI .
Furthermore, the total base current IB is splitted into two currents, an external
(Ibexn, (Ibexi) and internal (Iben, (Ibei), in (2.58) by WBE. It is taken into account
that the total base current is aﬀected by the distributed base.
The base collector current is similar to (2.57) modeled by an ideal and nonideal
component:
IBC = IBCI
(
eVBC/nCIVT − 1)+ IBCN (eVBC/nCNVT − 1) (2.59)
Additionally, IBCI in Fig. 2.14, includes a weak avalanche current Iba to model
the avalanche multiplication [Cao 00].
Further improvements are:
• The approximation of the normalized majority base charge qb in (2.43)
is replaced by the exact solution, resulting in an improved Early eﬀect
modeling:
qb =
q1
2
+
√(q1
2
)2
+ q2 (2.60)
• The base emitter depletion capacitance is splitted into an external and
internal capacitance by WB.
• The diﬀusion capacitance model is extended by the parameter q1 in the
expression for the modulated transit time τf
• The formulation of the intrinsic base resistance Rbi includes the normalized
majority base charge qb.
• Constant emitter and substrate resistance (RE, RS) as well as constant
overlap capacitances (CBCO, CBEO) model parasitics capacitances.
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• Two additional subcircuits (not shown in Fig. 2.14) model self-heating of
the transistor and an excess phase shift due to an additional time delay in
the base.
• VBIC includes are variable intrinsic collector resistance Rci which allows to
model quasi-saturation, based on the modiﬁed Kull model [Kull 85]. That
is, high currents in the collector results in an increased voltage drop at the
collector resistance which reduces the intrinsic collector voltage. As conse-
quence, the base collector junction could become forward biased despite the
fact that the external collector voltage would prevent a forward biasing of
the junction. Additionally, two capacitors (Cbcx, Cbcq) are used to include
the eﬀect of a base pushout into the collector.
Although the VBIC model provides an improved accuracy compared to the SGP
model, its increased model circuit complexity shows that the modeling process it-
self becomes more demanding. Even if SGP and VBIC are being further developed
and new models with improved high current modeling, as HICUM [Schroter 02] or
MEXTRAM [Rijs 96], are provided, they are worthless if the transistors are insuf-
ﬁciently modeled. Convergence problems in simulations or mismatches between
simulation and reality are the consequence.
Hybrid-pi Model
The last model that is presented is the small signal model, or hybrid-pi model,
as it is used in this thesis. As long as the input signal amplitude is small and
low-current eﬀects and high-level injection are neglected, the model of the HBT
can be linearized at its operating point, shown in Fig. 2.15
Cπ rπ vBE
Cµ 
rO
RCRB
rµ
gmvBE
RE
Base Collector
Emitter
vCE
vCB
Figure 2.15: Hybrid-pi model for the heterojunction transistor
Chapter 2. Preliminary Considerations to X-Band Ampliﬁers 31
The description of this model uses following convention for current and voltage
signals:
• Capital letters and capital indices denote DC voltages and currents (IC).
• Small-signal voltages and currents and derived small-signal components are
indicated by small letters with small indices (ic).
• Capital letters with small indices are used for total instantaneous signals
(iC = IC + ic).
The base, emitter and collector resistance is modeled by constant resistors RB,
RC and RE but can be omitted for most analyses and are not further considered.
The terminal currents of the base and collector and their relation to each other
are given as follow:
βf,DC =
IC
IB
, βf = βf,DC
(
1 +
vCE
VA
)
, Early voltage VA > 0 (2.61)
iC = IS
(
evBE/VT − 1)(1 + vCE
VA
)
, iB =
IS
βf,DC
(
evBE/VT − 1) (2.62)
With the assumption VA >> vCE and neglecting the second term of the Shockley
equation for the currents, the previous expressions can be simpliﬁed to:
βf = βf,DC (2.63)
iC = ISe
vBE/VT (2.64)
iB =
IS
βf,DC
evBE/VT (2.65)
The components of the circuit diagram in Fig. 2.15 can be now derived as follow:
gm =
diC
dvBE
=
IS
VT
evBE/VT =
IC
VT
(2.66)
rpi =
(
diB
dvBE
)−1
=
(
diC/βf
dvBE
)−1
=
(
IS
βfVT
evBE/VT
)−1
=
βf
gm
(2.67)
rO =
(
diC
dvCE
)−1
=
(
IC
VA
)−1
(2.68)
rµ =
(
diB
dvBC
)−1
=
(
diC/βr
dvBC
)−1
=
βr
gm,r
(2.69)
Cpi = Cje (vBE) + gmτf (2.70)
Cµ = Cjc (vBC) + gm,rτr (2.71)
The model can be further simpliﬁed by the assumption that the current of the
base collector junction is negligibly small, as the base collector junction is assumed
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to be reversed biased. The resistor rµ in (2.69) becomes therefore inﬁnity and the
capacitor Cµ in (2.71) is only determined by the depletion capacitance.
Transistor Selection
The selection of a suitable transistor was based on the transit or cutoﬀ frequency
ft and maximum oscillation frequency fmax of the transistor.
Transit Frequency Transit frequency is the frequency at which the output
short circuit current gain βAC,SC becomes unity, whereas the transistor is driven
by a current source ib at the input:
lim
f→ft
βAC,SC (ω)
∣∣∣∣
VCE=0V
= lim
f→ft
ic (ω)
ib
∣∣∣∣
VCE=0V
= 1 (2.72)
Based on the hybrid-pi model (Fig. 2.15), the missing current ic to derive ft can
be calculated as follow:
ic (ω) = gmvbe (ω) (2.73)
The base emitter voltage vbe as consequence of the input current is:
vbe (ω) =
ibrpi
1 + rpijω (Cpi + Cµ)
=
ib
1
rpi
+ jω (Cpi + Cµ)
(2.74)
Using (2.74) in (2.73) allows to calculate βAC,SC :
βAC,SC (ω) =
ic
ib
=
gmvbe
ib
=
gm
ib
1
rpi
+jω(Cpi+Cµ)
ib
=
gm
1
rpi
+ jω (Cpi + Cµ)
(2.75)
The derivation of the short circuit current gain in (2.75) assumes negligible small
collector and base resistances. Furthermore, the small signal resistance rpi can be
omitted at high frequencies, as rpi is constant over frequency and the admittance
of Cpi and Cµ will dominate the denominator with rising frequency, and therefore,
βAC,SC can be written for high frequencies as:
βAC,SC (ω) =
gm
jω (Cpi + Cµ)
(2.76)
The deﬁnition of the transit frequency in (2.72) can now be used in (2.76) and
results in:
βAC,SC (2πft) =
gm
jω (Cpi + Cµ)
= 1 (2.77)
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An rearrangement of (2.77) with respect to ω results in a expression for the transit
frequency ft:
ft =
∣∣∣∣ gm2πj (Cpi + Cµ)
∣∣∣∣ = gm2π (Cpi + Cµ) (2.78)
It is worth to mention that ft of (2.78) is derived by the small signal model which
is a linearized model of the actual transistor. A more physical derivation of ft
can be obtained by the emitter collector transit time delay τec:
ft =
1
2πτec
(2.79)
The transit time delay τec speciﬁes the ﬁnite time delay for an electron, in the case
of a npn-HBT, crossing the transistor from emitter to collector and is composed
of minority carrier storage delays and junction capacitance charging delays. The
expression for ft in 2.79 can be therefore expanded to [Miura 06]:
ft =
1
2π
1
τe + τb + τc + τRC
(2.80)
=
1
2π
(
VT
ie
(Cje + Cjc) +
(
W 2B
2Dn,B
+
WB
nvs
)
+
WDC
2vs
+ Cjc (RE +RC)
)−1
(2.81)
The base and collector transit time delays are denoted as τb and τc in (2.80).
The additional term WB/nvs in (2.81) for τb takes the transit time caused by
neutral charge storage in the depletion region of base and emitter into account
[van den Biesen 86]. The factor n is determined by the base band gap and doping
proﬁle, vs is the saturation velocity, Dn,B the diﬀusion coeﬃcient of electrons in
the base andWB is the width of the neutral base. The depletion region with of the
collector is given by WDC . It is further assumed in (2.81) that the transistor has
no graded Ge-proﬁle. The junction capacitance charging delays are represented
by the RC time constants τe and τRC of the corresponding depletion regions. The
term VT/ie models the small signal dynamic emitter resistance.
From (2.78) or (2.81), with the approximation of ic ≈ ie, it is obvious that ft
varies with the collector current. A simulation plot of the transit frequency as
function of the collector current is shown in Fig. 2.16. At low collector currents
the ﬁrst term of (2.81) will dominate the overall transit time τec. An increase
of the collector current results in an increasing transit frequency to the point of
highest obtainable transit frequency ft,max at a collector current IC,ft,max. Larger
collector currents aﬀects the transistor by high-level injection (e.g. base push-out
or quasi-saturation) which leads to an increasing transit time, and thus, to a
roll-oﬀ of ft.
Chapter 2. Preliminary Considerations to X-Band Ampliﬁers 34
0 2 4 6 8 10 12 14 16 18
0
20
40
60
80
100
120
140
f
t,max
T
ra
n
s
it
 F
re
q
u
e
n
c
y
 (
G
H
z
)
Collector Current (mA)
I
C,ft,max
Figure 2.16: The tranit frequency as function of the DC collector current IC
obtained by simulation
The transit frequency is not measured directly but extrapolated from the short
circuit current gain versus frequency, as seen in Fig. 2.17.
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Figure 2.17: Short circuit current gain as function of frequency to extrapolate
the transit frequency
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Breakdown Voltages An conclusion of the diagram in Fig. 2.16 and (2.81)
is that an increase of ft,max can be realized by a thinner base width and/or
increased collector current. A larger collector current in turn require a higher
collector doping to avoid a base push-out and to reduce the internal collector
resistance, and therefore, the internal voltage drop to avoid quasi-saturation. As
consequence of a thinner base and more heavily doped collector will be a decrease
of the breakdown voltages, BVCEO and BVCBO.
The breakdown voltage BVCBO is deﬁned as the breakdown of the reversely bi-
ased collector base junction due to avalanche breakdown caused by high electric
ﬁeld strength. The value of BVCBO depends on the base and collector doping
concentrations, and thus, an increased collector doping will lower the value for
BVCBO [Ma 02a].
The collector emitter breakdown voltage BVCEO is deﬁned as the upper limit for
the collector emitter voltage, measured with an open base. As an ideal current
source has an inﬁnite output impedance, it would be also the limit for the case
that the base is driven by a current source instead of being left open.
The basic physical principle behind BVCEO is as follows; The leakage current
of the reversely biased collector base junction injects holes into the base that
contributes to the hole current injected into the emitter because they can not
leave the base. As the emitter base current is a multiple of the base hole current,
the emitter electron current will rise. This in turn has the consequence of a
higher electron-hole generation in the base collector depletion region by impact
ionization caused by the high electric ﬁeld strength. The result is an increased
base collector leakage current.
This positive feedback on the collector current (IC ≈ IE) can be expressed by
[Veenstra 05]:
IC = IB
M
1 + β−1f,DC −M
(2.82)
The constant M denotes the avalanche multiplication factor:
M =
1
1−
(
VCB
BVCBO
)η , η : ﬁtting parameter (2.83)
The breakdown occurs as M reaches the value of 1 + 1/betaf,DC . Furthermore,
BVCEO can be related to BVCBO:
BVCEO = VBE +
BVCBO
η
√
βf,DC + 1
, with VCE = VBE + VBC (2.84)
Two conclusion can be made:
• The value of BVCEO is lower than the value of BVCBO because the break-
down deﬁned by BVCBO includes no positive feedback.
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• The higher the value of βf,DC , the lower is the value of BVCEO. Keeping in
mind that higher values of ft can be obtained by thinning the base and that
the current gain is proportional to the base width, it becomes obvious why
an increase of the transit frequency results in reduction of the breakdown
voltages. This trade-oﬀ between transit frequency and breakdown voltages
is inevitable in the selection of a suitable transistor.
Maximum Oscillation Frequency Based on the deﬁnition of the transit fre-
quency, two drawbacks for determining the performance of transistors are recog-
nizable:
• The output load impedance is assumed to be zero, which is obviously not
a practical load impedance value.
• The deﬁnition of ft implies only the intrinsic transistor performance, the
inﬂuence of the base resistance RB in Fig. 2.15 is neglected, although a cer-
tain amount of input power will be dissipated in RB. Despite the fact that
Fig. 2.15 shows the collector and emitter resistance, the value for RB would
be much higher compared to the other resistances and needs to be primarily
considered. Furthermore, the time constant due to the base resistance and
base collector capacitance is not considered in the deﬁnition of ft.
As consequence for the performance evaluation, a second metric is taken into
account, the maximum oscillation frequency which is deﬁned as frequency at
which the maximum operating power gain Gmax becomes unity. The maximum
operating power gain is given by the power at the load divided by the power
available at the transistor with conjugate matched impedances.
Considering the hybrid model in Fig. 2.15 once more and connecting a conjugate
matched source (with ZS) at the input and a load impedance ZL at the output.
The frequency fmax can be derived as follow; The maximum power gain is given
by:
Gmax =
PL
Pin
=
(
ic
ib
)2
ZL
RB
(2.85)
It is assumed in (2.85) that the output transconductance rO is negligible large
and that most of the input power consumption results from RB. The output
impedance ZL is given by:
ZL =
vL
iL
=
vL
ic
=
vL
gmvbe
≈ vL
gmvL
Cµ
Cpi
=
Cpi
gmCµ
(2.86)
The derivation of the load impedance is made under following assumptions. The
load, and thus, the collector current are equal to gmvbe, a current through Cµ
is not considered as it is much smaller than ic. Furthermore, the voltage vbe is
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given by the voltage divider of Cpi and Cµ. That is, for very high frequency it
is assumed that |ZS + RB| >> |(jωCpi)−1| is valid. The last approximation in
(2.86) is that Cpi > Cµ, and therefore, vbe = (Cµ/Cpi)vL is assumed.
The last component in (2.85), the base current is derived by the currents through
Cpi and Cµ, where again the current through Cµ is neglected:
ib = jω (Cpivbe + Cµvbc) = jω (Cpivbe + Cµ (vbe − vce))
= jω (Cpivbe + Cµvbe + gmvbeZLCµ) = 2jωCpivbe (2.87)
with vce = −gmvbeZL
Substituting (2.87) and (2.86) in (2.85) results in:
Gmax (ω) =
gmvvbe
2jωCpivbe
Cpi
gmCµ
RB
=
gm
4ω2RBCpiCµ
(2.88)
As fmax is deﬁned at the frequency Gmax (2πfmax) = 1 and with the approxima-
tion of ft = gm/(2πCpi), fmax is related to ft by [Cressler 98]:
fmax =
√
ft
8πCµRB
(2.89)
As seen in (2.89), fmax combines the intrinsic transistor performance with par-
asitics of the transistor, and thus, it is a more realistic performance estimation
possible than only with the transit frequency.
Similar to the determination of ft is the maximum oscillation frequency extrapo-
lated from lower frequency values of the power gain versus frequency with a slope
of −20 dB/dec.
Transistor Selection in both Technologies In the case if IHP transistors,
the selection was straightforward based on the performance metrics given in the
datasheet (see Tab. 2.1). The transistor with the marking "npnH3PI" was se-
lected as it superior the other two transistors in terms of high frequency perfor-
mance.
Table 2.1: Performance metrics of IHP transistors
npnH3PI npnH3MV npnH3HV
BVCEO (V) 2.2 5 7
BVCBO (V) 6 15.5 21
ft (GHz) 110 45 25
fmax (GHz) 180 140 80
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An interesting fact is that the diﬀerence in terms of transit frequency and break-
down voltages between "npnH3MV" and "npnH3HV" is the result only of diﬀer-
ent collector doping concentrations [Heinemann 06]. Therefore, various transis-
tors with diﬀerent characteristics can be oﬀered without changing the lithographic
mask set.
The parameters of the B7HF200 technology transistors are presented in Tab. 2.2
and the selection of a transistor was similarly carried out as before.
Table 2.2: Performance metrics of Inﬁneon transistors
npnUHS npnHS npnHV
BVCEO (V) 1.5 1.7 4
BVCES (V) 5.8 6.5 14.5
ft (GHz) 200 170 35
fmax (GHz) 250 250 120
Diﬀerently to IHP, the device with highest ft was not chosen. Instead, the tran-
sistor "npnHS" was selected for following reasons:
• The current gain diﬀerence at 10GHz is approximately 1.8 dB or increased
by a factor of 1.23 for the "npnUHS" compared to the "npnHS". On the
other hand, a 30% larger collector quiescent current is necessary to operate
the "npnUHS" at ft,max which potentially will degrade the eﬃciency.
• The breakdown voltage BVCEO is slighty higher for the "npnHS". There-
fore, larger collector voltages are feasible that can enhance the eﬃciency.
• The parasitics in terms of RB and Cµ must be similar, as fmax is equal for
both transistors.
It should be noted that Inﬁneon does not provide values for BVCBO but for BVCES
(BVCES < BVCBO). The breakdown voltage BVCES is similar to BVCEO with the
important diﬀerence that the base is shorten to the reference potential. Therefore,
BVCES denotes the absolute upper limit for the collector emitter voltage, whereas
BVCEO indicates the lowest breakdown voltage for VCE.
2.2.4 Passive Components
The modeling of passive components is of essential importance as they are used
for impedance matching or resonant circuits. Especially, capacitors and inductors
have a frequency-dependent characteristics, and it is therefore necessary to take
parasitics into account to avoid mismatches between simulation and experimental
results.
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Resistors
Both technologies provide diﬀerent types of resistors, as high- and low-doped
polysilicon resistors or tantalum nitride (TaN) resistors. The use of diﬀerent
materials and doping concentrations allows to realize resistors with diﬀerent sheet
resistances to optimize the area usage of the resistor in dependence of its intended
value. For instance, a high resistor value realized by a low-ohmic sheet resistance,
e.g TaN-resistors, results in a long resistor layout which would increase parasitics.
Two scalable models, used in both technologies, are shown in Fig. 2.18. The
model depicted in Fig. 2.18(a) is implemented as resistor model in the SG25H3
technology.
T1
Cs1
Substrate
Cs2
R
Cint
T2
Substrate
(a)
T1
Co1
S
Ci
R/2
S
Co2
R/2
S
T2
(b)
Figure 2.18: Two resistor models to model the frequency-dependent characteristic,
(a) – SG25H3 model, (b) – B7HF200 model
The resistor itself is denoted by R. The area dependent substrate coupling is
modeled by two capacitors, Cs1 and Cs2. Furthermore, the capacitor Cint repre-
sents a capacitive leakage between both terminals T1 and T2. In contrast, the
model of the B7HF200 process in Fig. 2.18(b) splits the resistor R into two equal
parts and models the overall resistor area dependent substrate capacitance CS by
Co1, Co2 and Ci. The substrate coupling of the resistor body is modeled by Ci
which is a part X of the overall substrate capacitance:
Ci = XCS (2.90)
The terminal substrate capacitances (Co1, Co2) are given by:
Co1, Co2 =
(1−X)CS
2
(2.91)
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Capacitors
Bipolar or BiCMOS technologies provide in general two diﬀerent types of capac-
itors:
• Junction and MOS capacitors: The depletion capacitance of a reversed
bias pn junction can be used as voltage-controlled capacitor. The MOS
capacitor utilizes for example the heavily doped emitter region with a oxide
on top and a metal layer above the oxide. Furthermore, a MOS transistor
itself is applicable as capacitor. The gate-channel capacitance can be used
with the gate as top electrode and source/drain as bottom electrode. The
main disadvantage is that these type of capacitors have to be biased to
exhibit the desired capacitance value. Although these capacitors have a high
capacitance density, they suﬀer from low quality factors and low breakdown
voltages [Baker 65]. A further major drawback is the nonlinear dependency
of the capacitance value on the bias voltage.
• Metal-Insulator-Metal (MIM): Metal-Insulator-Metal capacitors are real-
ized in general by lateral or vertical close spacing of two metals, separated
by an insulator. The simplest form of this type capacitors is the Metal-Ox-
ide-Metal (MOM) capacitor. For instance, two metal layers are placed over-
lapping for a vertical capacitor structure and are separated by the silicon
oxide. As the spacing between metal layers is large and the permittivity of
silicon oxide is only about 4, the resulting capacitance density of a MOM
capacitor is low but the quality factor and the breakdown voltage would be
high relative to junction and MOS capacitors.
The closer deﬁnition of Metal-Insulator-Metal capacitors include a separate di-
electric and metal layer to form the capacitance. An example is depicted in
Fig. 2.19. A top metal is connected through vias to the top metal electrode of
the capacitor. A thin dielectric layer (thickness is less than 100 nm) isolates the
top electrode from the bottom electrode. The material of the dielectric diﬀers
from silicon oxide, materials with a permittivity larger than 4 are used to increase
the capacitance density. As in the example of Fig. 2.19, the lower metal layer can
be used as bottom electrode.
Bottom electrode &
lower metal layer
Top electrode
Upper metal layer
Dielectric
Figure 2.19: 3D view of a Metal-Insulator-Metal capacitor
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Figure 2.20: Equivalent circuit diagram of a MIM capacitor
The equivalent circuit diagram of a MIM capacitor which is based on [Gruner 07]
is shown in Fig. 2.20. The inductances Lcon,T , Lcon,B and resitances Rcon,T , Rcon,B
model the parasitics caused by wiring of the capacitor. The value of the MIM
capacitor itself is represented by C and losses and the dieletric are included by
RDI and CDI . The capacitive substrate coupling is modeled by the capacitors
CST and CSB. It should be noticed that the value of CST would be much lower
than the value of CSB because the top electrode and metal layer are shielded
from the substrate by the MIM capacitor, only fringe capacitances contribute to
CST . Therefore, it would be acceptable to omit CST in the model without losing
accuracy.
The MIM capacitor models provided by the foundries are much simpler than the
one given in Fig. 2.20. The model of the SG253 includes only the MIM capacitor
and a ﬁxed series resistance. Substrate capacitances have to be extracted by RC
parasitic extraction procedures and manually included into the design. Inﬁneon
includes the bottom substrate capacitance CSB and series resistance for the vias
and a resistor for the bottom electrode in the MIM capacitor model. Usually the
components Lcon,T , Lcon,B, Rcon,T and Rcon,B are not included in a foundry model
as the depend on the actual layout of the capacitor.
Inductors
Inductors are a key component in an ampliﬁer design because of their versatile
usability. Resonant tanks, DC decoupler and matching networks are examples
for the use of inductors. Spatial combined, inductors can be used as magnetically
coupled transformers to convert unbalanced to balanced signal and vice versa.
The design of inductors, if they are not provided by the foundry, depends on
the requirements. High inductance values can be realized by closely spaced mul-
tiple turns. On the other hand, the self-resonance frequency will drop as the
interwinding capacitance will be increased. High quality factor inductors are in
general designed with thick top metals to reduce winding and losses, and hence,
increase the quality factor. As thick top metals tracks have a minimum width and
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Figure 2.21: Inductor example with model, (a) – 3D view of an asymmetrical two
layer inductor, (b) – Equivalent lumped circuit
spacing to each other, deﬁned in the technology design rules, the overall induc-
tor potentially needs a signiﬁcant amount of area which increases the substrate
coupling. Detail design procedures are presented in [Burghartz 03].
An example of an asymmetrical inductor which uses two metal layers is shown in
Fig. 2.21(a). The equivalent lumped circuit is depicted in Fig. 2.21(b) [Tang 02].
Compared to the model of the resistor or capacitor, the substrate coupling mod-
eling is enhanced by a resistor parallel to the substrate capacitance and an oxide
coupling capacitor is included. As inductors are realized with the use of top metal
layers, the oxide capacitance above the substrate can not be neglected anymore.
Further, to take the conductivity of the substrate into account the resistors Rs1
and Rs2 are added. This additional network can also be added to the equivalent
lumped circuit models for the resistor and capacitor to enhance the accuracy of
the model. The inductance is represented by L and ohmic winding losses are
denoted with RL. The capacitance CL models capacitive interwinding coupling.
In most cases the values for the components of the equivalent circuit are not
derived analytically but with the use of electromagnetic simulations. The result
is a model with far more lumped components as seen in the presented basic
equivalent circuit model. The other possibility, which oﬀer most electromagnetic
simulation software, is to include the frequency-dependent characteristic of the
inductor by a set of linear parameters, e.g. s-parameters into the simulation
circuit. The advantage is the ease of use of such a model as only a block with
input and output is added into the design. However, inadequate set up of the
electromagnetic simulation can lead to a faulty set of linear parameters that is
more complicate to recognize than non-physical component values in a lumped
element model.
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2.3 Circuit Topologies
The section covers the most relevant circuit topologies for X-band ampliﬁers,
although the description is not limited to ampliﬁers in this frequency range. Fur-
thermore, the inﬂuence of transistor biasing on output power and eﬃciency is on
the example of the single transistor topology explained.
2.3.1 Single-Ended Amplifier
The simplest topology for an ampliﬁer is the single-ended ampliﬁer. The Fig. 2.22
depicts the basic circuit diagram. As the emitter is the reference for the input and
output signal, the transistor conﬁguration is called common emitter conﬁguration.
Also the use of a common base or common collector conﬁguration is feasible for
an ampliﬁer, the common emitter conﬁguration provides the highest power gain.
A common base conﬁguration has a high voltage gain but a current gain less than
unity. Reverse in the case of a common collector conﬁguration, the voltage gain
is less than unity with a high current gain.
iC
VCC
RFC
IMN OMN
ZLZS
Q
ICC
Bias
Circuit
RFC
Figure 2.22: Prinicple schematic of a single-ended ampliﬁer
The problem of this single-ended, or unbalanced, common emitter ampliﬁer is
the actual realization. As already stated, the emitter is the reference and any
impedance ZE between the transistor’s emitter and the system reference will
inﬂuence or even degrade the transistor performance. For integrated ampliﬁers,
the parasitic emitter impedance can be found in the bond wire. The inﬂuence at
DC is of minor concern, as the conductivity of the bond wire is high caused by
gold or aluminum as bond wire material. Even at high current levels, the inﬂuence
of the bond wire resistance can be mitigated by numerous bond wires placed in
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parallel. However, as the operating frequency starts to rise, the inductance of the
bond wire leads to an increase of the magnitude of ZE which will signiﬁcantly
aﬀect the ampliﬁer’s performance. Also the beneﬁt of parallel connected bond
wires is limited when they are closely spaced to each other. Mutual coupling, as
each bond wire carries the same current, conﬁnes the minimum overall inductance.
The input and output matching networks (IMN, OMN) enable impedance match-
ing of the source and load impedance to the corresponding transistor impedances.
The bias network sets the quiescent collector current.
Based on the value of the quiescent collector current IC , the literature deﬁnes
several classes of operation that are subclasses for the class of so-called linear-
mode ampliﬁers. The counterpart is the class of switching-mode ampliﬁers which
use the transistor in general as on/oﬀ switch for voltages or currents and is not
further considered in this thesis.
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Figure 2.23: Classes assignments of linear-mode ampliﬁers in dependence of the
quiescent collector current IC
The subdivision of the class of linear-mode ampliﬁers in dependence of the qui-
escent collector current IC is shown by a simulated transfer characteristic of a
transistor in Fig. 2.23. Class C ampliﬁers have no quiescent current and the DC
base emitter voltage is below the transistor turn-on voltage VBE,on. Also negative
values for VBE are possible for this class. The base emitter voltage in class B op-
eration is set near the turn-on voltage. Therefore, a negligible collector current is
conducted. The value of the quiescent collector current IC,A for class A ampliﬁer
is half of maximum collector current Imax. Quiescent currents between class A
and B (IC,AB) result in class AB operation.
The consequence of diﬀerent collector quiescent currents and biasing settings can
be seen in Fig. 2.24 for all four classes, whereby it is assumed that harmonics
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Figure 2.24: Conduction angle of the transistor depending on the biasing. The
input signal strength varies with the biasing to maintain a peak current of IMAX .
are shortened to ground and the input signal strength is variable. The period
of transistor conduction decreases from class A to C compared to the full input
signal cycle. Whereas the conduction period of class A is 2π, it is less than π
for class C, as shown in Fig. 2.24. The conduction period of the transistor itself
is speciﬁed as conduction angle Θ. It is possible to evaluate the performance as
function of conduction angle for each class in terms of maximum output power
and collector eﬃciency [Cripps 06]. For this, the collector current is described in
the following as:
iC (θ) =
{
IC,Q + (iC,MAX − IC,Q) cos θ, −Θ/2 < θ < Θ/2
0, −π < θ < −Θ/2,Θ/2 < θ < π
(2.92)
The DC current IC,Q is the quiescent current corresponding to the class. Further-
more, the collector current of (2.92) can be rewritten to:
iC (θ) =
iC,MAX
1− cos (Θ/2) (cos θ − cos (Θ/2)) (2.93)
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The DC and magnitude of the nth harmonic of the collector current can be ob-
tained by Fourier transformation of (2.93):
IC (Θ) =
1
2π
∫ Θ/2
−Θ/2
iC (θ) dθ =
1
2π
∫ Θ/2
−Θ/2
iC,MAX
1− cos (Θ/2) (cos θ − cos (Θ/2)) dθ
=
iC,MAX
2π
2 sin (Θ/2)−Θcos (Θ/2)
1− cos (Θ/2) (2.94)
Ic,n (Θ) =
1
2π
∫ Θ/2
−Θ/2
iC (θ) cos (nθ) dθ
=
1
2π
∫ Θ/2
−Θ/2
iC,MAX
1− cos (Θ/2) (cos θ − cos (Θ/2)) dθ (2.95)
From (2.95), the current at the fundamental frequency can be found to:
Ic,1 (Θ) =
iC,MAX
2π
Θ− cosΘ
1− cos (Θ/2) (2.96)
Assuming that the voltage amplitude equals VCC , the collector eﬃciency can be
calculated with (2.94) and (2.96) to:
η (Θ) =
P1
PDC
=
Vc,1Ic,1 (Θ)
2VCCIC (Θ)
=
Ic,1 (Θ)
2IC (Θ)
=
Θ− sinΘ
2 (2 sin (Θ/2)− cos (Θ/2)) (2.97)
The output power of the fundamental is given by:
P1 (Θ) = vc,1Ic,1 (Θ) =
iC,MAXVCC
2π
Θ− cosΘ
1− cos (Θ/2) (2.98)
The collector eﬃciency and output power of (2.97) and (2.98) are visualized in the
diagram of Fig. 2.25. The maximum output is normalized to the output power
of a class A ampliﬁer.
From Fig. 2.25 is apparent that a class C ampliﬁer with a conduction angle Θ = 0
exhibits a collector eﬃciency of 100% but provides no output power which is not
in accordance with the deﬁnition of an ampliﬁer. When the conduction angle is
increased, the collector eﬃciency drops from 100% to approximately 78.5% for
class B down to 50% for a class A ampliﬁer. The maximum of output power can
be found in class AB operation, and although, class A and B provide the same
output power, a class B ampliﬁer would be more eﬃcient relative to class A.
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Figure 2.25: Comparison of maximum output power and collector eﬃciency for
linear-mode ampliﬁer subclasses
2.3.2 Cascode Amplifiers
The single-ended topology has the major drawback of low supply voltages that is
limited by the breakdown voltage of the transistor. A further problem, as later
seen, is the stability of such topology.
Already in the era of vacuum tubes, a topology was used that uses two vacuum
tubes stacked on each other, the cascode. Applied on HBTs, the resulting circuit
diagram is depicted in Fig. 2.26. A transistor Q2 in common base conﬁguration
is stacked on top of the transistor Q1 which is in common emitter conﬁguration
as in the single-ended topology.
The consequence of this arrangement is the possibility to use higher supply volt-
ages for the circuit as the breakdown voltage of Q2 adds to the breakdown voltage
of Q1. A further advantage is a reduced inﬂuence of the base collector capaci-
tance of Q1 because the voltage gain of the bottom transistor is decreased by the
low input impedance at the emitter of the upper transistor. This circumstance is
analyzed in more detail in Chapter 3.
But the cascode has also disadvantages; The supply voltage have to be higher
compared to the single-ended design, even it is not necessary or unwanted. That
is, to utilize a cascode topology, the supply voltage would be always higher com-
pared to the singled-ended design which potentially will degrade the eﬃciency.
Furhtermore, the connection of the reference potential at the base of Q2 is critical,
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Circuit
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Figure 2.26: Circuit diagram of the cascode topology
any impedance between the base and the reference potential will deteriorate the
circuit performance.
Despite of disadvantages, the cascode is one of the most used circuit topologies
for LNAs and PAs because of its given advantages. The stacking is not limited to
one transistor. And further increase of the output voltage swing can be realized
by stacking numerous transistors, as demonstrated in [Liu 15]. The authors use
a stack of ﬁve transistors.
2.3.3 Push–Pull Amplifiers
As seen on the previous description of the conduction angle, the transistor biased
for class AB or B conducts less than a full signal cycle. Therefore, it is common
at audio frequencies two use a complementary pair (npn - pnp) of transistors
to amplify the signal through its complete period. The issue of pnp transistors
at high frequencies is the lower hole mobility compared to the electron mobility
which results in slower devices.
Instead of a pnp transistor, a second npn HBT is used and the input signal
signal is splitted into two signals that are 180◦ out of phase, realized by a balun
(balanced-to-unbalanced). At the output, both outphased signals are added in
the balun to a single-ended, or unbalanced, signal. The concept is shown by the
block diagram in Fig. 2.27 and called push–pull topology or diﬀerential topology.
In most cases the baluns are realized by magnetically coupled transformers or
LC-baluns that are presented later.
Compared to a single-ended topology, the push–pull topology allows to realize
class AB and B ampliﬁers that amplify the complete signal but remain the in-
creased eﬃciency relative to a class A ampliﬁer. Furthermore, a virtual or AC
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Figure 2.27: Block diagram of the push–pull topology
ground is introduced in the middle of both emitter contacts. The shown reference
connection in Fig. 2.27 is only necessary for a DC current. A transformer-based
balun has therefore the same virtual ground at the winding center and center
taps can be used at the input to bias the transistors and apply the supply volt-
age at the output balun. Additional feeding inductors are needless. Depending
on the type of balun, they can be simultaneously used for impedance matching
that would reduce the circuit complexity. The major advantage is the increased
output impedance which ease the eﬀort on the impedance matching. Relative to
a single-ended topology with equal output power, the output impedance of the
push–pull topology is four times higher.
The main drawback of push–pull ampliﬁers is the balun itself. They increase the
circuit complexity in the way that the balun performance signiﬁcantly inﬂuence
the circuit performance. Especially the balun at the ampliﬁer’s output has a sub-
stantial inﬂuence on the eﬃciency of the ampliﬁer. Finally, realized as integrated
LC-baluns or transformers, baluns can require a large amount of chip area.
2.3.4 Balanced Amplifiers
The last topology to be presented is the balanced topology, shown in Fig. 2.28. A
quadrature coupler, e.g. Lange coupler, splits the the input signal into two with a
phase shift of 90◦. At the output, both signals are combined into one unbalanced
signal.
Although rarely used for ampliﬁers at X-band frequencies, the topology oﬀers
some advantages that make it applicable for certain applications; Assuming both
transistors have exactly the same input impedance and the matching networks
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Figure 2.28: Block diagram of the balanced topology
are identical, any mismatch between the source impedance ZS and the input
impedance of the matching networks will be dissipated in the isolation resistor
R0 that has the same value as ZS. Theoretically, no energy is reﬂected back
to the source impedance due impedance mismatch. The same applies for the
output. Therefore, even if the internal circuit is mismatched to the load and
source impedance, balanced ampliﬁers exhibit a very good matching.
The disadvantages of the topology are:
• As the quadrature coupler realizes a 90◦ phase shift of a signal, it size
depends on the wavelength. Therefore, it is more common to use this
topology at mm-wave frequencies, not only because of the size but also
the losses due long metal traces will be higher at lower frequencies.
• The heat dissipation in the isolation resistor can become signiﬁcantly high
which potentially causes an issue with the overall thermal management
of the ampliﬁer. Furthermore, if the resistor is integrated on-chip, it will
require chip area.
• The topology has no virtual ground which makes it similar sensitive to
parasitic emitter impedance as the single-ended topology.
• Class AB or B ampliﬁers are hard to realize, as the driving signals are not
180◦ out of phase.
An example of a balanced ampliﬁer with an integrated Lange coupler at X-band
frequency is demonstrated in [Le 91].
Chapter 3
Instability and Passive
Frequency-Selective Feedback
The stability of an ampliﬁer is of crucial importance. Spurious oscillations, that
result from an ampliﬁer instability, not only degrade the performance of an am-
pliﬁer itself and distort the received or the to be transmitted information but will
also interfere with other wireless applications or disturb subsequent stages in the
signal processing chain.
A measured example output spectrum of an unstable power ampliﬁer without
applied input signal is shown in Fig. 3.1(a). Despite the intended operating
frequency of 10GHz, the fundamental of oscillation can be found at a much
lower frequency, red marked in Fig. 3.1(a). Furthermore, the spectrogram depicts
harmonics of the oscillation frequency that raise the possibility of an interference
with other communication channels.
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Figure 3.1: Output spectrum of an oscillating ampliﬁer, the oscillation frequency
is red marked and the input signal frequency in blue, (a) – Without an input
signal, (b) – With an applied 10GHz input signal
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The issue of unwanted emissions becomes even worse with an applied input signal,
as seen in the spectrogram of Fig. 3.1(b). Intermodulation between the oscillation
frequency, its harmonics and the input signal frequency results in a chaotic output
spectrum of the ampliﬁer. In this case, the ampliﬁer is obviously not anymore
useful. Therefore, a stability analysis of the ampliﬁer is mandatory in order to
predict and counteract instabilities in the design phase.
The ﬁrst question that needs to be answered by a stability analysis is the origin of
the instability, as the characteristics of the active devices and the circuit topology
enable diﬀerent types of oscillation that will be summarized in the next section.
Subsequently, the actual circumstances that lead to instability, and therefore to
an ampliﬁer oscillation, must be investigated in detail to use suitable counter-
measures that are intended to improve the stability of the circuit. Based on this
scheme, the ampliﬁer instability caused by the implemented SiGe HBT is ana-
lyzed in the following and a stabilization method is introduced which diﬀers from
the common stabilization methods for low noise and power ampliﬁers.
3.1 Oscillation Types of Radio Frequency Ampli-
fiers
The instability sources of radio frequency ampliﬁer can be classiﬁed into three
main types that are summarized in the following:
Even mode oscillation The most common type is the even mode oscillation
which is the result of a feedback path from the output to the input or vice
versa in conjunction with an active device. The feedback itself can be caused by
an intrinsic transistor feedback or due to an external feedback path by circuit
components or structures. A convenient analysis to determine the oscillation
tendency of such system – feedback and amplifying device – is provided by a
system theory based approach. For this, the block diagram of Fig. 3.2 [Hall 90]
is considered.
vin vout
FV(jω)
AV(jω)
vf
Figure 3.2: Simpliﬁed schematic of a feedback ampliﬁer
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The transfer function of the voltage ampliﬁer with voltage gain AV (jω) and the
feedback with the frequency-dependent transfer function FV (jω) is given as fol-
low:
S (jω) =
vout (jω)
vin (jω)
=
AV (jω) (vin (jω) + vf (jω))
vin (jω)
=
AV (jω) (vin (jω) + vout (jω)FV (jω))
vin (jω)
=
AV (jω)
1− FV (jω)AV (jω) (3.1)
Decisive for the oscillation behavior of the system is the open-loop transfer func-
tion FV (jω)AV (jω) in (3.1). A self-sustaining oscillation without applied input
signal can be obtained if the magnitude of the open-loop transfer function equals
unity:
|FV (jω)AV (jω)| = 1 (3.2)
In the absence of an input signal, the start-up oscillation power will be provided
by noise. It is obvious that in this case (3.2) will not result in a recognizable
oscillation as the noise power is very small and the amplitude will not grow.
Therefore, (3.2) needs to be rewritten to provide a start-up condition which allows
the oscillation amplitude to grow:
|FV (jω)AV (jω)| > 1 (3.3)
Furthermore, the ampliﬁer and feedback network will potentially cause a phase
shift of the feedback signal which could prevent the oscillation although the con-
dition of (3.2) is satisﬁed. The necessary phase condition, as second oscillation
condition, is derived by splitting (3.2) into its real and imaginary part:
ℜ{FV (jω)AV (jω)}+ ℑ{FV (jω)AV (jω)} = 1 (3.4)
Both components of (3.4) can be now equated:
ℜ{FV (jω)AV (jω)} = FV (ω)AV (ω) = 1⇒ AV (ω) = 1
FV (ω)
(3.5)
ℑ{FV (jω)AV (jω)} = FV (ω)AV (ω) = 0 (3.6)
The consequence of (3.6) is that a stable oscillation require an overall loop phase
shift of multiple of 2π for a positive feedback. If both conditions, (3.2) and (3.6)
and known as Barkhausen stability criterion, are simultaneously satisﬁed at a
speciﬁc frequency ω, the system will exhibit a stable self-sustaining oscillation.
However, such circuit conditions are mostly intended and used in the design of
oscillators. In contrast, ampliﬁers are not designed to oscillate, and therefore,
will mostly not satisfy (3.2) and (3.6) simultaneously. It is much more probable
that the feedback exhibits the necessary phase shift from (3.6) and that the open
loop gain is given by (3.3). The result is an oscillation that grows in amplitude
which will be then either limited by the level of supply voltage or by a reduction
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of the active device gain due high level injection.
Instabilities due to even mode oscillations can be easily predicted by the use
of simulation software because they do not depend on input signal strengths or
speciﬁc transistor combining schemes. The system of Fig. 3.2 can be therefore
linearized and considered as linear two-port network which is fully describable by
means of a frequency-dependent set of linear two-port parameters. It is common
in RF ampliﬁer designs to utilize scattering parameters, or S-parameters, as two-
port parameters that allow to use predeﬁned stability metrics. Widely used is
the Rollet stability factor K which is given by:
K =
1− |S11|2 − |S22|2 + |S∆|2
2 |S21S12| (3.7)
S∆ = S11S22 − S21S12 (3.8)
By deﬁnition, the system is considered as unconditionally stable for arbitrary
source and load impedances if the K-factor is larger than unity and an auxiliary
condition, for example |S∆| < 1, is fulﬁlled over the entire frequency spectrum
[Ohtomo 95]. If the stability factor is less than unity at some frequencies, the
system is considered as conditional stable because certain source/load impedance
values exists that enable a system’s instability. For the sake of completeness, the
two necessary stability conditions of Rollet stability factor are reduced to one
suﬃcient condition by the µ-factor [Ohtomo 95]:
µ =
1− |S11|2
|S22 − S∗11S∆|+ |S21S12|
(3.9)
Similar to the stability criteria of the K-factor, a µ-factor larger than unity char-
acterize an unconditionally stable system, without the necessity to consider aux-
iliary conditions.
Odd mode oscillation The counterpart of even mode oscillations are odd
mode or push–pull oscillations [Penn 15]. They potentially arise between parallel
connected transistors (see Fig. 3.3) that have slightly diﬀerent intrinsic charac-
teristics, by for example process variations, or are loaded by diﬀerent source or
load impedances due unsymmetrical transistor feeder structures with a certain
electrical length.
Figure 3.3: Simpliﬁed schematic for odd mode oscillation
Chapter 3. Instability and Passive Frequency-Selective Feedback 55
The result of these asymmetries between the parallel connected transistors are
slightly diﬀerent collector voltages that enable a loop oscillation with 180◦ out-
phased signals between both transistors by the nonideal ﬁnite isolation between
them or by their intrinsic feedbacks.
In contrast to even mode oscillations, odd mode oscillations are not observable
from the outside, assuming ideal linear operating transistors. As seen in Fig. 3.3,
the nature of the resulting 180◦ outphased signals between both transistors intro-
duces a virtual ground at the feeding structures. Consequently, the oscillation
signal will not be conducted to the input and output of the transistor array. In
reality, odd mode oscillations can be observed by the harmonic content of the
oscillation. It should be mentioned that SiGe HBT ampliﬁers presented in this
thesis are rarely confronted with the issue of odd mode oscillations, although these
ampliﬁers utilize numerous parallel connected transistors. The spacing between
individual transistors is comparably small and complex feeding structures that
encourage odd mode oscillations are not used. However, with increasing operating
frequency the analysis for odd mode oscillations can no longer be neglected as pre-
sented in [Chen 13], and the analysis of odd mode oscillation becomes even more
demanding as the number of parallel combined transistors increases, as depicted
in Fig. 3.4. Already the combination of four transistors enables one even mode
and three diﬀerent odd mode oscillation possibilities that need to be investigated.
(a) (b)
(c) (d)
Figure 3.4: Odd and even oscillation modes of four parallel connected transistors,
(a) – Odd mode 1, (b) – Odd mode 2, (c) – Odd mode 3, (d) – Even mode
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After even mode oscillations are excluded, the ﬁrst choice to detect odd mode
oscillations would be transient analysis of the circuit but without the knowledge
for the reason of odd mode oscillations and increasing circuit complexity, transient
simulations could become tremendously time-consuming. A more comfortable
analysis is provided by forcing the virtual ground nodes in Fig 3.3 to a real
ground and investigate the input reﬂection coeﬃcient as function of frequency.
Values greater than unity with a simultaneous phase shift of 180◦ [Freitag 88] will
indicate frequencies of odd mode oscillation.
Parametric oscillation A further type of oscillation is the parametric oscilla-
tion which results in general from a modulation of a nonlinear reactive component
in conjunction with a resonant tank by a signal. The tendency of an oscillation be-
havior depends on the strength of the modulation signal, which is the parameter
of this type of oscillation. It is already known from varactor multipliers that cer-
tain input signal strengths cause subharmonic oscillations by pumping a nonlinear
capacitance [Leeson 66]. In the case of bipolar transistors or HBTs, the nonlin-
ear voltage-dependent characteristic of the base collector capacitance driven by
a strong input signal at the base is the cause of such subharmonic oscillations
in conjunction with tuned matching networks. A qualitative general analysis of
parametric oscillation of bipolar transistors can be found in [Lohrmann 66].
The issue of parametric oscillations in HBTs is that their onset depends on the
input signal strength. At small signal strengths, the base collector capacitance
exhibits a almost linear dependence on the voltage and parametric oscillation will
not occur. It can not be therefore predicted by a small signal analysis. Only time-
consuming transient analysis or extended analysis of the circuit transfer function,
as demonstrated in [Jugo 01] and [Mons 99], allow to estimate the tendency of
circuit for parametric oscillations.
The presented types of oscillation and their causes are the main reasons for un-
stable RF ampliﬁers although further types exists, as low frequency oscillation
due to the bias network [Gilmore 03] or oscillation enabling feedback loops of the
power supply network [Unterweissacher 07].
3.2 Intrinsic Transistor Feedback
The main stability issue of the later presented ampliﬁers arises from the intrinsic
transistor feedback which is the result of the base collector capacitance. It is
known from the literature that this feedback causes substantial stability issues
with certain source or load impedance values. Although a basic analysis can be
found, among others, in [Cripps 06], it is necessary to get a deeper insight to
design and implement the passive frequency-selective feedback, presented in the
next section.
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As the transistor is the amplifying device and the base collector capacitance
provides the feedback path, the possible resulting instability is considered to the
type of even mode oscillations. Considering the small signal equivalent circuit
diagram in Fig. 3.5 it becomes obvious that this instability type can be considered
as even mode oscillation. Consequently, the oscillation tendency is independent
of input signal strength or ampliﬁer topology, and can be therefore analyzed by
the small signal equivalent circuit diagram in Fig. 3.5. The circuit components
are equal to the components of the previously present hybrid-pi model and an
arbitrary source and load impedance is denoted by ZS and ZL.
ZT,OUT
C
pi
r
pi
vbe
Cµ 
rO
RCRB
gmvbe
ZT,INZS
ZS
ZL
ZL
Figure 3.5: Small signal equivalent circuit diagram of a single transistor
The input impedance of the transistor ZT,in can be derived by placing a voltage
source at the base and determine the current ﬂowing into the base:
ZT,in =
vin
iin
= RB +
(
1
Zpi
+
gmZO + 1
ZO + Zµ
)−1
(3.10)
The individual impedances in (3.10) are given by:
Zpi =
(
1
rpi
+ jωCpi
)−1
(3.11)
Zµ =
1
jωCµ
(3.12)
ZO =
(
1
rO
+
1
RC + ZL
)−1
(3.13)
Now, instead of using the presented loop analysis approach to analyze the stabil-
ity, the negative resistance approach is used. For this, Fig. 3.6 shows a scheme of
an ampliﬁer terminated with a load impedance ZL and a signal generator with
an impedance ZS.
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ZT,inZS
ZS ZL
ZT,out ZL
Figure 3.6: Scheme for the stability analysis by negative resistance
If the ampliﬁer and generator impedance satisfy following conditions [Vendelin 05]
ℜ{ZS}+ ℜ{ZT,in} = 0 (3.14)
ℑ{ZS}+ ℑ{ZT,in} = 0 (3.15)
the ampliﬁer will be able to oscillate. However, a start-up of oscillation is not
possible by (3.14), it needs to satisfy:
ℜ{ZS}+ ℜ{ZT,in} < 0 (3.16)
Considering the output of the ampliﬁer, the oscillation conditions are provided
by
ℜ{ZL}+ ℜ{ZT,out} = 0 (3.17)
ℑ{ZL}+ ℑ{ZT,out} = 0 (3.18)
ℜ{ZL}+ ℜ{ZT,out} < 0 (3.19)
with (3.19) as start-up condition.
The ﬁrst part of the analysis will be focused on the reactance of source and load
impedance and the resulting input and output impedance of the transistor. For
this, the equivalent circuit model is simpliﬁed by omitting any resistive elements,
and therefore, (3.10) simpliﬁes to:
ZT,in =
(
jωCpi +
gmZL + 1
ZL − j (ωCµ)−1
)−1
(3.20)
Considering the three extrema of the load impedance
ZL =


RL , resistive
−jXL , capacitive
+jXL , inductive
(3.21)
Chapter 3. Instability and Passive Frequency-Selective Feedback 59
the real part of (3.20) results into:
ℜ{ZT,in} =


RL(RLgm + 1)
∆A
, resistive
XLgm(
XL + (ωCµ)
−1) · 1∆B , capacitive
XLgm(
XL − (ωCµ)−1
) · 1
∆C
, inductive
(3.22)
∆A = (RL(RLgm + 1))
2 +
(
RL + (ωCµ)
−1)2(ωCpi + RLgm + 1
ωCµ (RL + (ωCµ)
−1)2
)2
∆B =
(
XLgm
−XL − (ωCµ)−1
)2
+
(
ωCpi − 1−XL − (ωCµ)−1
)2
∆C =
(
XLgm
XL − (ωCµ)−1
)2
+
(
ωCpi − 1
XL − (ωCµ)−1
)2
It becomes obvious from (3.22) that only an inductive load impedance will result
in a negative input resistance of the transistor because a load reactance smaller
than the feedback reactance (ωCµ)−1 results in a negative denominator. This does
not necessarily mean that the ampliﬁer is able to oscillate because the oscillations
conditions ((3.14), (3.15) and (3.16)) have to be fulﬁlled. Replacing XL with ωLL
and solving the following equation
ℜ{ZT,in} = −RS, 0 < ω < 1√
LLCµ
(3.23)
results in the frequency value at which the transistor impedance equals the real
part of the source impedance RS for a given inductance LL:
ωRs =
1√
2
1
Cpi
√√√√2Cpi
LL
(
1 +
Cpi
Cµ
)
− gm
(
gm +
1
RS
)
+gm
√√√√gm
(
gm +
2
RS
)
− 4Cpi
LL
(
1 +
Cpi
Cµ
+
1
RSgm
)
+
1
R2S
(3.24)
In the case of a non-real solution for (3.24), the value of ℜ{ZT,in} will not satisfy
(3.23), i.e. |ℜ{ZT,in}| < RS for 0 < ω < (
√
LLCµ)
−1. Although the ampliﬁer
exhibits a negative input resistance, the ampliﬁer is not able to oscillate for a
given RS. As (3.24) only provides a steady-state solution, the start-up oscillation
condition (3.16) will be fulﬁlled at frequencies smaller than ωRs if (3.24) results
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in a real solution.
To complete the analysis at the transistor’s input, the condition of the second
oscillation criterion from (3.15) has to be determined. If the input transistor
reactance satisﬁes
XS = −ℑ{ZT,in} =
(
ωCpi −
1
ωLL − (ωCµ)−1
)
1
∆C
, 0 < ω ≤ ωRs (3.25)
∆C =
(
ωLLgm
ωLL − (ωCµ)−1
)2
+
(
ωCpi − 1
ωLL − (ωCµ)−1
)2
for a given source reactance XS, the transistor will oscillate at a frequency in the
range between zero and ωRs.
Similar to the analysis at the transistor’s input, the oscillation tendency at the
output of the transistor in dependence of the source impedance is in the following
investigated by means of the criteria from (3.17)–(3.19). The output impedance
of the transistor ZT,out of the transistor is given by:
ZT,out =
1 +
Cpi
Cµ
+
1
jωCµZS
gm + jωCpi +
1
ZS
(3.26)
The resulting resistive component of the output impedance for the three source
impedance, equal to the load extrema in (3.21), extrema are:
ℜ{ZT,out} =


gm
RS
(
1 +
Cpi
Cµ
)
1
∆A,O
, resistive
gm
(
1 +
1
Cµ
(
Cpi +
1
ωXS
))
1
∆B,O
, capacitive
gm
(
1 +
1
Cµ
(
Cpi −
1
ωXS
))
1
∆C,O
, inductive
(3.27)
∆A,O =
(
gm+R−1S
)2
+ (ωCpi)
2
∆B,O = g
2
m +
(
ωCpi +X
−1
S
)2
∆C,O = g
2
m +
(
ωCpi −X−1S
)2
The result of (3.27) is comparable to the result for the input impedance in
(3.22), the resistive component of ZT,out becomes negative for an inductive source
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impedance which is smaller than the reactance of Cpi. The frequency at which
ℜ{ZT,out} = −RL, 0 < ω < 1√
LLCpi
, , XS = ωLS (3.28)
is fulﬁlled results to:
ωRl =
1√
2
1
Cpi
√√√√√Cpi
(
2
LS
− gm
CµRL
)
− gm
(
gm +
1
RL
)
+ gm
√√√√−4Cpi
LS
(
1 +
1
RLgm
)
+
Cpi
CµR2L
(
Cpi
Cµ
+
Cµ
Cpi
+ 2
)
+
2gm
RL
(
gmRL
2
+
Cpi
Cµ
+ 1
)
(3.29)
As already stated for the expression (3.24), a non-real value for ωRl indicates that
the absolute value of ℜ{ZT,out} is smaller than the resistive component of the load
impedance, and (3.17) will be not satisﬁed. In the case of a real solution, the
start-up oscillation condition (3.19) is fulﬁlled at frequencies below ωRl. The last
step is to specify the value of the load reactance XL by means of (3.18) which
enables the oscillation of the transistor:
XL = −ℑ{ZT,in} =
(
1 +
1
Cµ
(
Cpi − 1
ω2LS
))(
ωCpi − 1
ωLS
)
1
∆C,O
(3.30)
0 < ω ≤ ωRl, ∆C,O = g2m +
(
ωCpi − (ωLS)−1
)2
Two conclusions can be drawn from (3.22) and (3.27) in dependence of a varying
inductive load reactance which is represented by an inductance L:
• The upper limit of the frequency range in which a negative resistance exists
varies with the value of the inductance. In the case of the input resistance
ℜ{ZT,in}, the limit is given by
√
LCµ
−1
, the upper limit for ℜ{ZT,out} is√
LCpi
−1
. Considering a transistor in active mode ((VBE < VCB), Cpi will
be larger as Cµ because it is composed of the diﬀusion and junction capaci-
tance, instead of only the junction capacitance in the case of Cµ. Therefore,
the upper frequency limit for a negative transistor output resistance will be
always lower, as seen in Fig. 3.7(a), where the graph depicts the upper
frequency limit for a negative input and output resistance of the transistor.
• The minimum value of ℜ{ZT,in} and ℜ{ZT,out} depends on the inductance
value and decreases with increasing frequency at which the minimum is
observed, as shown in Fig. 3.7(b). A larger inductance results a smaller
negative resistance at a lower frequency which results in a greater probabil-
ity that the start-up oscillation criteria (3.16) and (3.19) become fulﬁlled.
• A comparison of (3.22) and (3.27) reveals that the oscillation tendency due
to a negative output resistance is larger than due to the negative input
Chapter 3. Instability and Passive Frequency-Selective Feedback 62
resistance because the minimum value for the output resistance is larger,
also shown in Fig. 3.7(b).
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Figure 3.7: Upper frequency limit for a negative resistance and negative in-
put/output transistor resistance as function of load/source reactance with the
use of the simpliﬁed model (Cµ = 0.1 pF, Cpi = 1pF, gm = 1S), (a) – Upper fre-
quency limit f0 for ℜ{ZT,in} and ℜ{ZT,out} ≤ 0, (b) – Value of ℜ{ZT,in} and
ℜ{ZT,out} at diﬀerent frequencies, f1 < f2 < f3 < f0
After analyzing the oscillation tendency by a simpliﬁed transistor model, two ques-
tions need still to be answered; Where does the inductance comes from and how
is the oscillation tendency of a real transistor, represented by a more advanced
model?
A source or load inductance is mainly the result of parasitic inductances caused
by matching networks, e.g transformers, interconnection wirings or bond wires.
In the frequency range of the circuit operation they are considered by resonant
tanks that signiﬁcantly reduce their inﬂuence in this frequency range. However,
with decreasing frequency the inductive characteristic will rise. An example is
given by the tee model of a double-tuned lossless transformer, which will be used
for instance in X-band PAs, in Fig. 3.8(a). The inductance LM12 is the mutual
inductance of the transformer primary (Lpr) and secondary winding (Lse), and
the inductances L1 and L2 represent leakage inductance due non-ideal coupling.
Their values are given by:
LM12 = k
√
LprLse, k : coupling coeﬃcient, 0 ≤ k ≤ 1 (3.31)
L1 = Lpr − LM12 (3.32)
L2 = Lse − LM12 (3.33)
The leakage inductances are brought into resonance by the capacitors C1 and C2 at
a frequency in the operating frequency range, for instance at the operating center
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frequency. Only by considering the tee model it is obvious that at frequencies
below the resonance frequency the transformer will behave inductive, and at
frequencies above, the capacitors will dominate the transformer’s characteristic.
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Figure 3.8: Doubled-tuned transformer, (a) – Equivalent tee model, (b) –
Impedance Zload versus frequency
The Smith chart in Fig. 3.8(b) conﬁrms the stated frequency dependent character-
istic of the transformer. Furthermore, it is shown that at very low frequencies the
load impedance ZL results in a small transformed impedance ZLoad. Therefore,
the assumption of a pure inductive load/source reactance in the previous analysis
is not only a simpliﬁcation but also applicable to some extend. In the case of
bond wires or diﬀerent matching networks as source of inductance, the analysis
will lead to similar results as the presented with the example of a transformer as
inductance source.
The second question will be answered by an extended transistor small signal
model, shown in Fig. 3.9. The intrinsic transistor model includes now the previ-
ously omitted resistive components and wiring capacitances (CBE, CCE, CBC)
ZT,OUT
C
pi
r
pi
vbe
Cµ 
rO
RCRB
CCECBE
CBC,ADD
gmvbe
Intrinsic transistor
Wired transistor
ZT,INZS ZL
CT,L RL
LL
CT,SRS
LS
rµ 
Figure 3.9: Extended small signal equivalent circuit for IHP transistors
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are added, as the they will aﬀect the oscillation tendency. The circuit is intended
to operate at 10GHz, and thus, arbitrary parasitic source and load inductances,
represented by LS and LL, are brought into resonance by CT,S and CT,L at fres =
10GHz by:
CT,S =
(
LS
(
4 (πfres)
2 +
(
RS
LS
)2))−1
(3.34)
CT,L =
(
LL
(
4 (πfres)
2 +
(
RL
LL
)2))−1
(3.35)
Furthermore, the transistor is assumed to be matched at the input and output
by RS = ℜ{ZT,in} and RL = ℜ{ZT,out} with LS = LL = 0. The values of the
model components are derived from the IHP transistor "npnH3" operating at a
low current density, which is used later in the presented power ampliﬁer designs.
The emitter area AE is 0.185 µm2. The model component values are shown in
Tab. 3.1.
Table 3.1: Components values for the equivalent circuit diagram of Fig. 3.9 at
10GHz and AE = 0.185 µm2.
Component Value Component Value
CBE 1.2 fF CBC 0.3 fF
RB 166Ω gm 6.2mS
rpi 23.1 kΩ rO 992 kΩ
Cpi 8 fF RC 219Ω
Cµ 0.3 fF CCE 1.38 fF
rµ 360.8 kΩ
RS 239.8Ω RL 737.9Ω
For simplicity it is assumed that the parasitic source and load inductances are
equal, although they can diﬀer in a real design.
The input and output impedance are derived and solved numerically due to the
increased circuit complexity. Two contour plots of the real part of ZT,in and
ZT,out are shown in Fig. 3.10(a) and Fig. 3.10(b) as function of frequency and
load/source inductance. The frequency range is limited to 10GHz because of the
tuned source and load impedance. Above their resonance frequency, their become
capacitive that prevent a negative resistance which was previously presented.
The ﬁrst conclusion of both plots is that this small transistor will not oscillate
under resistive matched condition because the necessary inductance values are
far away from realistic assumptions for parasitic inductances. As already seen in
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the previous analysis, the possibility of an oscillation is larger at the output due
to the lower inductance values at which a negative resistance occur.
(a)
(b)
Figure 3.10: Contour plots of the resistive transistor input and output impedance,
the red to blue area indicates a negative resistance, the hatched area inside shows
the range of ℜ{ZT,in} ≤ −RS and ℜ{ZT,out} ≤ −RL, the yellow line depicts the
potential oscillation frequency due ℑ{ZT,in} = ℑ{ZS} and ℑ{ZT,out} = ℑ{ZL},
(a) – Input resistance ℜ{ZT,in}, (b) – Output resistance ℜ{ZT,out}
A model scaling enables the analysis of the oscillation tendency in dependence
of the transistor size at equal current density. For this, each resistive element in
Fig. 3.9 is divided by the scaling factor and every capacitor and the current source
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are multiplied by the factor. It is assumed that the load and source inductance
is ﬁxed at a value of 1 nH because it is already known that an increase of the
inductance value results in lower potential oscillation frequencies at a given tran-
sistor size, as seen by the yellow line in Fig. 3.10(a) and Fig. 3.10(b). The contour
plots of ℜ{ZT,in} and ℜ{ZT,out} are depicted in Fig. 3.11(a) and Fig. 3.11(b) as
function of the emitter scaling factor SE.
(a)
(b)
Figure 3.11: Contour plots of the resistive transistor input and output impedance
as function of the emitter area at constant current density, scaled by SE, (a)
– Input resistance ℜ{ZT,in} at LL = 1nH, (b) – Output resistance ℜ{ZT,out}
LS = 1nH
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It can be concluded that from Fig. 3.11(a) with Fig. 3.11(b), although the tran-
sistor exhibits a negative input or output resistance at small emitter areas, a
minimum emitter area is necessary for the transistor to be able to oscillate at a
ﬁxed inductance value. Similar to the previous results, the oscillation potential
at the output is larger compared to the input. By comparing Fig. 3.11(a) with
Fig. 3.10(a) and Fig. 3.11(b) with Fig. 3.10(b) it can be seen that the oscillation
tendency is equal, only the absolute values for ℜ{ZT,in} and ℜ{ZT,out} diﬀers.
Consequently, the larger the transistor the smaller the inductance which causes
an instability. In particular, power ampliﬁers with their large output stage are
therefore prone to become unstable.
The last case to consider is the operating point of the transistor deﬁned by the
quiescent collector current. For this, the transistor size and load/source induc-
tance are left constant and the oscillation tendency in dependence of the quiescent
collector current and frequency is determined.
As the transconductance is increased by means of higher collector current density,
the resistive intrinsic transistor components in Fig. 3.9 becomes smaller, except
rµ. In contrast, the capacitance Cpi will increase due to a higher diﬀusion ca-
pacitance. The base collector capacitance remains unaﬀected because the model
assumes that the base collector capacitance is only given by the depletion base
collector capacitance. The extrinsic wiring capacitances will also not change.
The numerical result for the resistive input impedance is shown in Fig. 3.12. A
negative resistance is observable for low transconductance values with a load in-
ductance of 0.4 nH. However the oscillation criteria are not satisﬁed seen by the
missing hatched area in Fig. 3.12(a). Increasing the load inductance results in a
potential oscillation of the transistor, depicted in Fig. 3.12(b). Furthermore, a
negative resistance is observable over the complete tuning range of the transcon-
ductance.
(a) (b)
Figure 3.12: Contour plots of the resistive transistor input impedance as function
of the transconductance, scaling factor SE = 50, (a) – LL = 0.4 nH, (b) – LL =
0.8 nH
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The contour plot of the resistive output impedance is shown in Fig. 3.13. Similar
to the input impedance, the the oscillation tendency depends on the transconduc-
tance and source inductance. A small source inductance at low collector current
densities results in negative output resistances, although the transistor will not
oscillate. As the output impedance is more sensitive to the value of the source
inductance, a smaller value for LS was chosen. At larger inductance value the
resistive output impedance is negative for all transconductance values and an
oscillation would be possible for a wide range of transconductance values.
(a) (b)
Figure 3.13: Contour plots of the resistive transistor output impedance as func-
tion of the transconductance, scaling factor SE = 50, (a) – LS = 0.1 nH, (b) –
LS = 0.8 nH
The result of this analysis are:
• The SiGe heterojunction transistor will become unstable if an inductive
source or load impedance is present.
• Although a negative resistance at the transistor’s input or output is present,
it does not necessarily mean that the transistor will oscillate. It should be
mentioned that the presented analysis assumed a resistive matched load and
source impedance. Any mismatches will result in diﬀerent load and source
impedance, and consequently, cause potentially stability issues despite the
transistor was before considered as stable by the analysis.
• The oscillation tendency depends on the transistor’s size and operating
point. Despite the fact that the tendency also depends on the inductance
value itself, the degree of freedom in an ampliﬁer design will be mostly the
transistor size and operating point.
The presented analysis is done on the example of the IHP transistor. Although
the Inﬁneon transistor diﬀers in its characteristic from the IHP transistor, the
Chapter 3. Instability and Passive Frequency-Selective Feedback 69
similar device structure will lead to comparable results of the analysis performed
with the IHP transistor.
3.3 Passive Frequency-Selective Feedback
A passive frequency-selective feedback (PFSF) is introduced between the base and
collector to stabilize the transistor in common emitter conﬁguration and mitigate
the loss in gain due to the intrinsic transistor feedback. The schematic of the
feedback is shown in Fig. 3.14 and consists of inductance LFB, a capacitance
CFB and a resistance RFB which includes ohmic losses in the inductance.
Cµ
CFB
RFB
LFB
Figure 3.14: Scheme of the passive frequency-selective feedback
The concept of such feedback to either stabilize the transistor or neutralize the
eﬀect of the base collector capacitance is reported in the literature. Omitting the
feedback inductance results in the well-known RC feedback which is used to stabi-
lize the transistor. The impact of the feedback on the stability can be explained
by the oscillation criteria from system theory which stated that the minimum
loop gain must be unity for a sustained oscillation. A strong negative feedback,
realized by RFB and CFB, will signiﬁcantly lower the gain, and hence, impede
a potential oscillation, as presented for example in [Qiong 11] and [Yu 12]. The
counterpart, a RL feedback in conjunction with the base collector capacitance, is
implemented to form a resonant tank which enables to cancel the intrinsic feed-
back path. Although most designs add a capacitor to the extrinsic feedback, the
function of this capacitor is only to decouple the base and collector DC current.
An example of the usage of this RL feedback is presented in [Gonzalez 96].
The idea is now to realize both separate feedback functions, to stabilize and neu-
tralize, by one feedback simultaneously. That means the feedback must provide a
suﬃcient negative feedback in one frequency range, the region of instability, and
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resonant out the base collector capacitance or rather mitigate the inﬂuence of Cµ
in the working frequency range.
The feedback topology presented in Fig. 3.14 in conjunction with Cµ is suitable
for this task because the formed resonant tank exhibits two resonances, a se-
ries and a parallel resonance. It is known that at series resonance the overall
feedback impedance reaches it minimum value, whereas at parallel resonance the
impedance is maximum, as depicted by the impedance magnitude plot in Fig. 3.15
with a series resonance frequency below the parallel resonance frequency.
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Figure 3.15: Magnitude of feedback impedance as function of frequency
Consequently, the feedback’s series resonance is used to stabilize the transistor
and the parallel resonance neutralize the transistor. The associated resonance
frequencies ωser and ωpar, at series and parallel resonance respectively, will depend
on the component values and are given as follow; Assuming ideal components
and that the value of the feedback resistor is zero the resonance frequencies are
straightforward derived to:
ωser =
1√
LFBCFB
(3.36)
ωpar =
1√
LFB
CFBCµ
CFB + Cµ
(3.37)
The series resonance frequency is only determined by the extrinsic feedback in-
ductance and capacitance, whereas the parallel resonance frequency is deﬁned by
the inductance and the series connection of the capacitors. The overall feedback
at series resonance would be zero and at parallel resonance inﬁnity.
By introducing the resistor the frequency response of the resonant tank is broad-
ened, as depicted in Fig. 3.16. An increasing value of RFB results in a larger band-
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width at the expense of a decreasing feedback impedance magnitude at parallel
resonance and an increasing impedance at series resonance. Although a larger
value of RFB degrades the inﬂuence of the feedback, the broadened frequency
response allows a desensitization of the feedback on process variations.
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Figure 3.16: Frequency response of the resonant tank as function of RFB, RFB,1 <
RFB,4
As long as the quality factor Q = ωLFB/RFB is much larger than unity the
resulting impedances at series and parallel resonance can be approximated to:
Zser ≈ RFB (3.38)
Zpar ≈ LFB
RFBCµ
CFB
CFB + Cµ
(3.39)
Therefore, the purely resistive impedance at resonance frequency is almost equal
to RFB, and the parallel resonance impedance is deﬁned by the quality factor
of the inductance and resistor in conjunction with Cµ and the capacitive voltage
divider originated through CFB and Cµ.
If RFB is further increased, and consequently, the quality factor decreases, a more
accurate solution is provided by the following derivation of ωser and ωpar; The
overall feedback impedance is given by:
ZFB =
1
Z−1E + Z
−1
I
=
1(
RFB + j
(
ωLFB −
1
ωCFB
))−1
+
(
−j 1
ωCµ
)−1 (3.40)
At resonance, the reactance become zero and in the case of the feedback topology
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the equation to be solved is:
0 = ℑ
{
1
ZE
}
+ ℑ
{
1
ZI
}
= −
ωLFB −
1
ωCFB
R2FB +
(
ωLFB −
1
ωCFB
)2 + ωCµ (3.41)
Reordering (3.41) results to:
ω5 +
ω3
LFB
(
RFB
LFB
− 2
CFB
− 1
Cµ
)
+
ω
L2FB
(
1
CFBCµ
+
1
C2FB
)
= 0 (3.42)
Although (3.42) is an equation of the ﬁfth degree, its type allows to be solved
for ω by factorization and subsequent substitution of ω. Altough the equation
provides ﬁve solutions, only two of them are used because the other three solution
are either zero or have a no-physical meaning. The remaining two solutions of ω
are the series and parallel resonance frequency and are given with the assumption
that the series resonance frequency is below the parallel resonance by:
ωser =
1√
2
1
LFB
√√√√LFB
(
1
Cµ
+
2
CFB
)
− R2FB −∆FB (3.43)
ωpar =
1√
2
1
LFB
√√√√LFB
(
1
Cµ
+
2
CFB
)
− R2FB +∆FB (3.44)
∆FB =
√√√√R4 + L2FB
C2µ
− 2LFBR2FB
(
1
Cµ
+
2
CFB
)
If the parallel resonance frequency will be below the series resonance frequency,
the expressions for ωser and ωpar have to be exchanged. Substituting ω in (3.40)
now with ωser and ωpar from (3.43) and (3.44), respectively, results in exact
expressions for the purely resistive feedback impedance at series and parallel
resonance:
ZFB,ser =
2RFBLFB
Cµ (R2 +∆FB) + LFB
(3.45)
ZFB,par =
2RFBLFB
Cµ (R2 −∆FB) + LFB (3.46)
It has to be stated that this derivation is only valid for a quality factor larger or
equal unity.
The implementation of the extrinsic feedback is as follow; As soon as the transistor
is implemented in the actual circuit, the most likely oscillation frequency can
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be determined by investigating the transistor’s input and output impedance as
function of frequency, as done in the previous section. Subsequently the operating
frequency is known and the base collector capacitance in conjunction with the
base collector wiring capacitance can be determined by simulation, the feedback
inductance and capacitance can be derived for example by solving (3.36) and
(3.37). The corresponding values LFB and CFB results to:
LFB =
1
Cµ
(
ω2par − ω2ser
) (3.47)
CFB =
Cµ
(
ω2par − ω2ser
)
ωser
(3.48)
The feedback resistor can subsequently be included into the feedback and tuned
to achieve a minor sensitivity without deteriorating the feedback inﬂuence on the
transistor’s stability.
Using the simpliﬁed transistor model without resistive components, the inﬂuence
of the feedback on the transistor input impedance is shown in Fig. 3.17(a). The
input impedance without feedback is negative at lower gigahertz frequencies but
results into positive values with applied extrinsic feedback. The inﬂuence on the
gain of the transistor is shown in Fig. 3.17(b). The series resonance is clearly
observed as notch in the gain at lower frequencies, whereas at the operating fre-
quency of 10GHz the gain exhibits a peak due to the parallel feedback resonance.
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Figure 3.17: Transistor characteristic with and without feedback, (a) – Transistor
resistive input impedance with and without extrinsic feedback, (b) – Transistor
gain with and without extrinsic feedback

Chapter 4
X-Band Power Amplifiers Utilizing
the Extrinsic Feedback
4.1 Packaged High Efficient Power Amplifiers
Two power ampliﬁers that utilize two diﬀerent output matching networks are
presented in this section. The ﬁrst PA ("Thesis PA 1") uses an on-chip trans-
former as output matching network and the output matching of the second power
ampliﬁer ("Thesis PA 2") is realized with an on-chip LC-balun [Gerlich 13]. Fur-
thermore, the chips were intended to be mounted on a 7× 7 µm2 ceramic VQFN
(Very Thin Quad Flat No Leads) package. As speciﬁed by the application re-
quirements the maximum output power in saturation should reach 23 dBm at
high eﬃciency levels. The intended center frequency of both PAs was predeﬁned
to 12GHz.
4.1.1 Design Overview
The design concept of both power ampliﬁers is equal, except the output matching
networks. The schematic is shown in Fig. 4.1. The ampliﬁers are implemented
as two-stage push–pull ampliﬁers. The use of two stages gives the advantage of
driving the output stage with suﬃcient signal strengths and relax the require-
ments on the matching networks for the output stage, as the ﬁrst stage is used as
intermediate matching circuit. As previously mentioned, the push-pull topology
allows further to reduce the impedance matching ratio by a factor of four com-
pared to single ended design with equal output power. The introduced virtual
ground of this topology mitigate the inﬂuence of the common node impedance.
Both ampliﬁers are fully on-chip biased by low-ohmic reference networks.
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Figure 4.1: Schematic of the packed power ampliﬁers, the ﬁrst power ampliﬁer
utilizes a transformer, the second PA uses a LC-balun for the output impedance
matching
The input transformer X1 with a turn ratio of 3 : 2 is shown in Fig. 4.2. The
value of the primary inductance is 700 pH and the secondary one is 393 pH. The
coupling coeﬃcient k at 12GHz is 0.75. Tuning capacitors (C1–C4) enable reso-
nance operation of the transformer at 12GHz, which are also depicted in Fig. 4.2.
The overall area of the transformer is 94× 155 µm2.
The input stage, consisting of Q1 and Q2, has a overall emitter area of AE =
66 µm2. Emitter degeneration resistors (R3, R4) are used to improve the linearity
of the input stage at the expense of gain, as the emitter resistor provide a negative
feedback. The required base collector feedback was realized by a 1.27 nH inductor
L1 and a capacitor C5 with a value of 750 fF. The resistor value of R1 was chosen
to be 30Ω. The feedback on the other branch of the input stage is provided by
R2, L2 and C6. The DC quiescent current of the input stage is set by Q5 and Q6
at a collector current density of JC = 1.7mA/µm2. Due to the virtual ground of
the push–pull topology, the center tap of the input transformer is used as supply
connection for the base quiescent current from the emitter follower Q6. The low
output impedance of the emitter follow enables the usage of collector emitter
voltages higher than given by BVCEO.
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Figure 4.2: Input transformer with turn ratio of 3 : 2
As seen in the discussion about the breakdown voltages of SiGe HBTs, the lower
limit of the collector emitter voltage is given by BVCEO that implies an open
base or a high-ohmic base contact. As further was stated, the upmost level of the
collector emitter voltage is given by BVCES, where the base is shorten to refer-
ence potential. That means that the impedance of the bias network at the base
determines the maximum possible collector emitter voltage. This circumstance
can be straightforwardly simulated by the transistor output characteristic with
a voltage source at the base and a sweepable base resistor. As the breakdown
behavior of the transistor is not included in the model, the output characteristic
as function of the base resistor of a diﬀerent transistor is plotted in Fig. 4.3.
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Figure 4.3: Transistor output characteristic as function of the base resistor
For this, the base resistor was swept from 0Ω to 100 kΩ. As seen by the graph,
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the lowering of the base resistor results in a delayed onset of the breakdown, and
therefore, to a shift of the collector emitter breakdown voltage to higher levels,
limited by the two extrema of BVCEO and BVCES.
The impedance transformation between the input stage and output stage also
realized by a double-tuned interstage transformer X2, depicted in Fig. 4.4. The
center taps of 2 : 1 transformer are used for the supply voltage of the input stage
and the base bias current of the output stage. As the secondary winding has only
one turn, the center tap is on the opposite side of the winding. It was therefore
necessary to use lowest metal layers to minimize the inﬂuence of the magnetic
ﬁeld by the transformer on the bias feeding trace. The green traces in Fig. 4.4
are the connection traces for the supply voltage. The primary inductance of the
transformer is 625 pH while the secondary winding inductance is 189 pH. As only
one winding is used for the secondary coil, the magnetically coupling factor is
only 0.69. Primary and secondary winding tuning capacitors (C7–C10) facilitate
resonant transformer operation. The resonance of the interstage transformer is
in particular important. Due to the low input impedance of the output stage
and the quality factor of the transformer determined by the capacitors and ohmic
losses, it is demonstrated that the current transfer ratio is increased compared
to a untuned transformer [Bakalski 04]. As both transformer windings are in
resonance, the quality factor can be determined by the capacitors and the ohmic
losses. The total area of X2 is 138× 200 µm2.
Figure 4.4: Double-tuned interstage transformer with turn ratio of 2 : 1
The output stage of both ampliﬁers were realized by transistors Q3 and Q4 with
a total emitter of AE = 99 µm2 for each transistor. The resistor (R5, R6) of
the feedback is 5Ω, and the values for the feedback capacitor (C11, C12) and
inductor (L3, L4) are 3 pF and 0.64 nH, respectively. Similar to the input stage, a
low-ohmic reference network (Q7–Q10) was used that sets the collector quiescent
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current density to JC = 0.18mA/µm2.
Figure 4.5: Output stage of the packed power ampliﬁer with on-chip transformer
as output matching network
The Fig. 4.5 shows the complete output stage, including the feedback and the
transformer as output matching networks that are considered in the next section.
The transformer X3 has a total area of 168× 234 µm2 with a turn ratio of 1 : 2.
The primary inductance is 273 pH and the tuning capacitors C13 and C14 have
a capacitance of 300 fF. The coupling coeﬃcient is 0.68 and the value of the
secondary inductance is 915 pH with 200 fF tuning capacitors C15 and C16.
As the LC-balun is described in the next section, only the values are presented;
The inductance L5 in the green shaded area of Fig. 4.1 is 0.125 nH, L6 is 0.339 nH
and the inductor L7 is 0.255 nH. The capacitance of the LC-balun, C15, is 540 fF.
The layout is shown in Fig. 4.6. The additional inductance between C1, L6 and
RFOUT was used to match the parasitic package capacitance.
Figure 4.6: Output stage of the packed power ampliﬁer with an LC-balun at the
output, the individual inductors are marked in red, green and blue
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As the chips were intended to be mounted in a package, the package parasitics
had to be taken into account. A simple lumped element model of two parallel
package connections is shown in Fig. 4.7. The pad capacitance is modeled by
CSUB and takes the ﬁnite substrate conductivity by means of RSUB into account.
The non-ideal bond wire and lead inductance is given by LBond, RBond and LLead,
RLead. A mutual coupling between the bond wires and leads is denoted byMBond
and MLead, respectively. The capacitive coupling is represented by Ccoup, and
capacitive coupling of the lead to the reference potential is given by CLead.
RLead RBond
CSUB
RSUB
CLead
Ccoup
Pin 1 Pad 1
SubstrateRLead RBond
CSUB
RSUB
CLead
Pin 2 Pad 2
Substrate
LBond
LBond
LLead
LLead
MLead MBond
Figure 4.7: Lumped element model of a package
The chip size, position in the package and connection scheme was application
speciﬁc predeﬁned and shown in Fig. 4.8.
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Figure 4.8: Simpliﬁed package ﬂoorplan for the power ampliﬁers
The pins P1, P47 and P48 are reserved for the supply voltage, the diﬀerential
input is on pin P3 and P4 and the diﬀerential output is on pin P43 to P46. In
the case of the single-ended output of the LC-balun based PA, pins P45 and P46
are connected in parallel. Instead of the use of the model, the results of package
electromagnetic simulations were provided by the foundry and are included into
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the design. The characteristic impedance of the package leads were close to 50Ω.
Only additional capacitance of the package pads had to be taken into account for
the matching networks.
The layouts of both power ampliﬁers are shown in Fig. 4.9 and Fig. 4.10. The
chip size is 1066 µm × 1628 µm. The free chip area was ﬁlled with decoupling
capacitors and unspeciﬁed bond pads were used as ground pads. Microstrip
transmission lines with a characteristic impedance of 50Ω were used to connected
the input bond pads with the input transformer.
Figure 4.9: Layout of transformer based power ampliﬁer
Figure 4.10: Layout of LC-balun based power ampliﬁer
Chapter 4. X-Band Power Ampliﬁers Utilizing the Extrinsic Feedback 82
4.1.2 Output Matching Network Designs
The general matching procedure for all power ampliﬁers was based on load- and
source-pull simulation techniques. This technique allows a graphical representa-
tion of metrics, as power-added eﬃciency, output power and gain, as function of
the load and source impedance in dependence of quiescent current, input power
and device size. The basic concept of source- and load pull simulation is depicted
in Fig. 4.11.
Q
VB,IB VC
ZS
VS
ZL
Figure 4.11: Basic setup for source- and load-pull simulation
Quite common is to plot the results of the source- and load pull simulation into the
Smith chart. An example is given in Fig. 4.12, the contour plot shows the output
power and power-added eﬃciency of the output stage transistor as function of
the load impedance at 12GHz.
Pload=24.3 dBm, ZL=7.15+j0.17
(a)
PAE=57.8%
(b)
Figure 4.12: Load pull contour of the Inﬁneon transistor, AE = 99 µm2, JC =
0.18mA/µm2, VCE = 1.7V (a) – Load output power contour, (b) – Power-added
eﬃciency contour
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The maximum output power is expected to be 24.3 dBm with a load impedance
of ZL = (7.15 + j0.17) . Larger load impedances will results in smaller output
powers. Similar for the power-added eﬃciency, the highest eﬃciency is obtained
at a real load impedance of 7.1Ω. The load reactance value may vary between 3Ω
and 4.8Ω without changing the eﬃciency of the ampliﬁer. Furthermore, the load
pull simulation of the output stage indicates that the transistor size is suitable
for the required output power of 23 dBm.
The source and load impedance of transistors will be in most cases smaller than
the system impedance. Especially, the output impedance of power ampliﬁers with
their large output stages need to be well matched to the system impedance to
deliver eﬃciently the output power they are designed for. Two common matching
networks that are able to provide such impedance transformation requirements
are presented in the following.
Transformer
On-chip transformer are widely used in radio frequency circuits because of three
major advantages:
• Their inherent DC blocking capability allows to omit components for pro-
tecting against electrostatic discharges. These components are for example
diodes that are placed between the supply rail, the input or output connec-
tion and the reference potential in a reversed direction. Diodes operating
in reverse mode act as capacitance by their depletion capacitance, and with
increasing frequency the capacitance will negatively inﬂuence the circuit
performance.
• Transformer can be used as balun. Single-ended signals can be transformed
into diﬀerential signal and vice versa. Low noise ampliﬁers or power am-
pliﬁers that receive from or transmit power to antenna have in mostly a
single-ended input or output, respectively. However, a diﬀerential circuit
topology is in most cases preferable, as its advantage are already presented.
• By changing the ratio between both inductances of a transformer, the trans-
former is suitable as impedance transformer. In combination with the fore-
going advantages, the magnetically transformer can be used as versatile
impedance matching circuit.
Examples of the layout of transformer are already presented in the previous sec-
tion, only a simple sketch of a transformer with a turn ratio of 2 : 2 is shown
in Fig. 4.13(a). The lumped equivalent circuit model can be rather complex and
depends on the application of the transformer. A lumped element model for
narrow-band application is depicted in Fig. 4.13(b) [El-Gharniti 04]. The model
consists of following components:
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Figure 4.13: Narrow-band lumped element model for a transformer(a) – Sketch
of a transformer, (b) – Lumped element model
• Rsub, Csub and Cox represents substrate and oxide coupling and losses.
• The capacitances Cw and Ci models the capacitive coupling between pri-
mary and secondary winding, and interwindings, respectively.
• The inductances of the primary and secondary winding are modeled as
ideal inductances LP and LS that are not ideally magnetically coupled,
denoted by the coupling coeﬃcient k. The value range of k is from zero,
for non coupled inductances, to unity, which is the value for ideally coupled
inductances. Losses are considered by the resistances RP and RS.
The model components can be calculated from the physical layout of the trans-
former with use of simulation programs that utilize FastHenry algorithms [Kamon 94].
Another approach to characterize the transformer is by the use of electromagnetic
simulations. Instead of lumped element model, the result of an electromagnetic
simulation is a matrix set of s-parameters which describes the frequency depen-
dent transformer characteristic. The most important metrics of the transformer
can be derived by converting the s-parameters into z-parameters:
LP =
ℑ{Z11}
ω
(4.1)
LS =
ℑ{Z22}
ω
(4.2)
RP = ℜ{Z11} (4.3)
RS = ℜ{Z22} (4.4)
k =MSP/
√
LPLS =
ℑ{Z12}
ℑ{Z11}ℑ{Z22} , with MSP =
ℑ{Z12}
ω
(4.5)
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The quality factor, as transformer performance metric, of both inductances lies
between the quality factor of the inductance with the counterpart open and the
quality factor with the counter winding shorten:
QP,short ≤ QP ≤ QP,open =
ℑ{Y −111 }
ℜ{Y −111 } ≤ QP ≤
ℑ{Z11}
ℜ{Z11} (4.6)
QS,short ≤ QS ≤ QS,open =
ℑ{Y −122 }
ℜ{Y −122 } ≤ QS ≤
ℑ{Z22}
ℜ{Z22} (4.7)
As seen in the previous given design description, the transformers are tuned by
capacitances into resonance to mitigate power losses. The tuning of the secondary
winding is simply realized by placing a capacitor in parallel to the winding, re-
sulting in a resonance frequency of ωr = 1/
√
LSECCSEC . The primary winding
tuning is a more demanding because wiring capacitances of the output stage
needs to be taken into account. The design procedure is explained on a simpliﬁed
transformer model, illustrated in Fig. 4.14.
CPCCEQO RLk²LPR LSEC
ideal tranformerL1
CPCCEQ1 RLLSEC
L1
symmetry plane
k²LPR
ZPR
Figure 4.14: Schematic for tuning the output transformer
Considering one half of an output stage, cutted at the symmetry plane due to
the virtual ground, and assuming further that the secondary winding is already
in resonance ωr, the inductance k2LPR in Fig. 4.14 can be omitted. The ideal
transformer with a transformation ratio of
n = k
√
LPR
LSEC
(4.8)
will transform a purely resistive load impedance RL to the primary side:
RL,PR = n
2RL (4.9)
Chapter 4. X-Band Power Ampliﬁers Utilizing the Extrinsic Feedback 86
Therefore, the transformer primary inductance results to
ZPR|ωr = n2RL + jωr(1− k2)LPR (4.10)
with a leakage inductance value of (1 − k2)LPR due to nonideal coupling. The
inductance reactance of ZPR can be canceled by a shunt capacitance CP . However,
as seen in the schematic of Fig. 4.14, the collector emitter wiring capacitance will
be in parallel to CP and needs to be taken into account. Therefore, the value for
the capacitance CP is given by:
CP = −
ℑ{Z−1PR}
ωr
− CCE = ωr(1− k
2)LPR
(n2RL)
2 + (ωr(1− k2)LPR)2
− CCE (4.11)
LC-Balun
Another matching possibility is provided by the implementation of an LC-balun
as output matching network. The LC-balun is also known as the Lattice-type
balun. The general concept is shown in Fig. 4.15. The LC-balun consists of the
inductances L1, L2 and of the capacitances C1, C2. A radio frequency choke
coil (RFC) provides a DC current path for the transistor Q1 and a DC blocking
capacitor (DCB) isolates the load from DC current ﬂowing into the load. The
impedance R′L is the characteristic balun impedance which should be twice the
desired load impedance of the transistors.
QO
Q1
C1
C2
DCB
ZL
VCC
RFCL1
L2
R`L
Bypass
Figure 4.15: General schematic of the LC-balun as matching network for the
output stage
Assuming a resistive load impedance ZL, the values for the LC-balun components
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at the operation frequency wOP are given as follows:
L1 = L2 =
√
R′LZL
ωOP
(4.12)
C1 = C2 =
1
ωOP
√
R′LZL
(4.13)
Similar to the case of impedance matching with a transformer, the collector emit-
ter wiring capacitance should be taken into account to load the transistors with
a pure ohmic resistance by bringing the capacitances into resonance by shunt
inductors LA at ωOP , shown in the schematic of Fig. 4.16. Obviously, the induc-
tances LA are in parallel to the balun components L1 and C2 and can be therefore
substituted by equivalent impedances.
QO
Q1
C1
C2
DCB
ZL
VCC
RFCL1
L2
Bypass
CCE
CCE
DCB
LA
LA
Figure 4.16: Schematic of the LC-balun with collector emitter wiring capacitances
of the output stage
The substitution of LA and L1 is straightforwardly given by:
LS,1 =
LAL1
LA + L1
(4.14)
The second substitution of LA and C2 results in equivalent susceptance BS of:
BS = − 1
ωLA
+ ωC2 =
−1 + ω2LAC2
ωLA
(4.15)
Depending on the sign of BS, LA and C2 can be replaced either by a capacitor or
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inductor:
−BS ⇒ LS,2 = − 1
ωBS
(4.16)
+BS ⇒ CS,2 = BS
ω
(4.17)
In the case of an inductor as substitution component, the RF choke could be
omitted, and instead to ground the substituted inductor would be connected to
supply voltage, which means that one inductor in the LC-balun design can be
omitted.
4.1.3 Experimental Results
Measurement Setup The chips were glued onto the thermal exposed metal
pad of the VQFN package, shown in Fig. 4.17 and Fig. 4.17(a). The distance
diﬀerence of chip and package pads between both ampliﬁers is simply due to the
placement of the chips by hand. Subsequently, the package was closed by a cover
which was glued to the package for measurements.
(a) (b)
Figure 4.17: Chips glued onto a VQFN package (a) – Transformer based PA, (b)
– LC-balun based PA
The measurement setup is depicted in Fig. 4.18. Both chip packages were mounted
on 0.508mm Rogers 4003 substrate (ǫr = 3.38) and 50Ω microstrip transmission
lines were used at the input and output. The transformer based power ampliﬁer
is denoted as PA A and in the LC-balun as PA B in Fig. 4.18.
The supply voltage for measurements was 1.8V in continuous mode and no ad-
ditional power supplies were necessary, as the power ampliﬁers are fully on-chip
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Figure 4.18: Measurement printed circuit board with PA A and PA B
biased.
Results of Power Amplifier A The measured large signal frequency charac-
teristic of the power ampliﬁer is shown in Fig. 4.19 which depicts the maximum
output power in saturation and maximum power-added-eﬃciency as function of
the frequency. The dotted lines represents the simulation results.
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Figure 4.19: Large signal frequency characteristic of PA A
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The mismatch in terms of the maximum output power in saturation between mea-
surement and simulation is comparable small. Also the frequency dependence on
this characteristic is similar to the results obtained by simulations. The frequency
characteristic of the power-added eﬃciency is between 12GHz and 12.5GHz close
to the simulation results. The diﬀerence for higher frequency results from a out-
put impedance mismatch. As seen in Fig. 4.18, one terminal of the output trans-
former is connected to a grounded stub. The inﬂuence of this stub was taken
into account by a simple lumped element model, which is obviously not accurate
enough at higher frequencies.
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Figure 4.20: Power transfer characteristic at 12.15GHz
The power transfer characteristics, shown in Fig. 4.20, were measured at an input
frequency of 12.15GHz, the frequency where the highest power-added eﬃciency
of the PA is obtained. Although the measured characteristics look quite diﬀerent
from the simulation results, the only diﬀerence is the quiescent current of the PA.
The collector quiescent current in the simulation is lower than in measurement,
as seen on the gain expansion of the simulated gain. Therefore, the curves of
the measurement are shifted to the right because the measured gain is lower. In
contrast, the absolute values matches well.
Similar to the power transfer characteristic, the diﬀerence in the small gain fre-
quency response of Fig. 4.21 results from diﬀerent quiescent currents. As the bias
of the ampliﬁer is ﬁxed and only depends on the supply voltage, a subsequent
change in the bias setting is not possible.
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Figure 4.21: Small signal gain frequency response
Results of Power Amplifier B The power ampliﬁers large signal frequency
characteristic is shown in Fig. 4.22. Similar to the previous PA, the maximum
output power in saturation and maximum power-added-eﬃciency as function of
the frequency. The dotted lines represents the simulation results which are in
good agreement with the measurement results.
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Figure 4.22: Large signal frequency characteristic of PA B
The mismatch in terms of the maximum output power in saturation between mea-
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surement and simulation is comparable small. Also the frequency dependence on
this characteristic is similar to the results obtained by simulations. The frequency
characteristics of the power-added eﬃciency are between 12GHz and 12.5GHz
close to the simulation results. The diﬀerence for higher frequency results from
an output impedance mismatch.
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Figure 4.23: Power transfer characteristic at 12.55GHz
The power transfer characteristic, shown in Fig. 4.23, was measured at an input
frequency of 12.55GHz, the frequency at highest power-added eﬃciency of the
PA. Similar to PA A, the absolute values of output power and PAE matches well,
only the gain is shifted to a lower due to diﬀerent biasing. Therefore, the curves
of output power and PAE are shifted to the left.
The frequency dependent small signal gain characteristic is in good agreement to
the simulation result, as shown in Fig. 4.24. Only the absolute values are shifted
due to a diﬀerent biasing between simulation and measurement.
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Figure 4.24: Small signal gain frequency response
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4.2 A Series-Parallel Power Combined Power Am-
plifier
The output power capability of a PA can be either increased by an enlargement of
the output stage or by combining single power ampliﬁer circuits to one circuit. An
enlargement of the output stage will be mostly limited by the matching networks
because excessive transformation ratios lead to a signiﬁcant power dissipation in
the matching networks which degrades the overall eﬃciency [Reynaert 07]. The
other opportunity is to combine the power ampliﬁers by power combiners. In the
following, a power ampliﬁer is presented, "Thesis PA 3", which utilizes series and
parallel power combining to increase the maximum output power.
4.2.1 Power Amplifier Design
The single power ampliﬁer circuit is based on the previously presented packaged
PA with a transformer for output matching. The schematic is shown in Fig. 4.25
which depicts the schematic of two power ampliﬁers that are series connected by
the input and output transformer. The main diﬀerences to the packaged PA are:
• As one design goal was to reach 30 dBm of maximum output power and
high eﬃciency, the emitter resistances were omitted to improve the over-
all eﬃciency at the expense of linearity, although their inﬂuence is small.
Nevertheless, even this small inﬂuence needs to be eliminated to reach high
eﬃciency levels.
• As consequence of the later presented input transformer structure, the com-
mon node of the tuning capacitors on the secondary side of the input trans-
former are tied to VEE instead to the bias supply.
• Due to the changed transformer structure at the input and output, the
leakage inductance seen at the transistor’s input and output is increased,
although the impedance transformation ratio was kept constant. Therefore,
the values of the tuning capacitors at the secondary side of the input trans-
former and at the primary side of the output transformer were increased to
700 fF at the input and 540 fF at the output. A further consequence of the
increased leakage inductances is that the feedback of the input and output
stage must be retuned to ensure stable operation. The feedback inductances
were not changed, only the resistor of the input stage was reduced to 10Ω
and the capacitor was increased to 2 pF. The resistor of the output stage
feedback was increased to 15Ω and the capacitor was reduced to 1.5 pF.
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Figure 4.25: Schematic of one half of the power combined power ampliﬁer
The layout of the power ampliﬁer is shown in Fig. 4.26. The full predeﬁned
chip size is 1866× 1428 µm2. The supply rails are splitted in this layout to avoid
unattended feedback loops due to the supply rails between the input and output
stages of the individual PA cores and between both combined PAs. Furthermore,
the bias of the input and output stage is externally adjustable, for both PA cores
simultaneously and separately for both PAs. The layout of the input and output
transformer were designed with multiple runs of electromagnetic simulation to
provide a similar impedance transformation ratio as in the case of packaged PA
and to determine the center tap of the unsymmetrical structure. Both imple-
mented power ampliﬁers are not combined on-chip but have separate input and
output bond pads that allows to measure the performance of a single PA in the
case that the power combining of both PAs could not be realized and ends up
with a nonfunctional power ampliﬁer.
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Figure 4.26: Layout of the full power combined power ampliﬁer
4.2.2 Series-Parallel Transformer-based Power
Combining
Power combining is widely used in RF power ampliﬁer designs to increase the
output power. Two basic variants are common, the series power combining and
the parallel power combining. Power ampliﬁers operating at the X-band are for
both variants. Series power combining utilizing transformers is demonstrated in
[Comeau 11] although this PA is implemented in a CMOS technology. A PA
utilizing one form of parallel power combining is shown in [Andrews 08]. Instead
of an on-chip combining, the PA is realized as open-collector PA and combined
on a substrate.
The basic idea behind both methods is shown in Fig. 4.27 at the example of two
combined power ampliﬁers. In the case of a series combining, the individually
transformed output voltages v2 are summed up at the load, whereas the power
combining of the second variant in Fig. 4.27(b) is realized through the addition
of both output currents i2. The major advantage of a series combining is the
relaxed requirements concerning the impedance transformation ratio. Assuming
an ideal transformer and a
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Figure 4.27: Basic power combining schemes, (a) – Series power combining, (b)
– Parallel power combining
purely ohmic load, the impedance at the transformer’s primary side RPR results
to:
RPR =
1
2
n2RL, with n =
√
LPR
LSEC
(4.18)
On the other hand, the impedance on the primary transformer side in the case
of parallel combining is:
RPR = 2n
2RL (4.19)
That means that the output matching network needs a transformation ratio that
is four times larger compared to a series combining at equal output power level.
The answer on the question which combining scheme is more suitable depends on
the actual circuit. Series power combining has the advantage of a low impedance
transformation ratio. On the other hand, this low transformation ratio results in
a low turn ratio of the transformer and this in turn could result in a low eﬃciency
of the transformer.
To calculate the eﬃciency for series and parallel combining, the transformer has
to be lossy, otherwise the eﬃciency would be always unity. For this, the ohmic
losses of the primary winding are represented by a resistance RP,L and the ohmic
losses of the secondary winding are taken by into account RS,L. The eﬃciency, as
ratio of power on the secondary winding to power on the primary, for the series
combining is given by:
ηS =
PS
PP
=
vSiS
2vP iP
=
i2SRL
2i2P
`RPR
=
n2I2PRL
2i2P
`RPR
=
n2RL
2 `RPR
(4.20)
with: `RPR = RP,L +
n2
2
(RS,L +RL)
ηS =
n2RL
2RP,L + n2(RS,L +RL)
=
1
1
RL
(
2RP,L
n2
+RS,L
)
+ 1
(4.21)
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The transformer eﬃciency in the case of parallel combining is as follow:
ηS =
PS
PP
=
vSiS
vP2iP
=
i2SRL
2i2P
`RPR
=
4n2I2PRL
2i2P
`RPR
=
2n2RL
`RPR
(4.22)
with: `RPR = RP,L + 2n2(RS,L +RL)
ηS =
2n2RL
RP,L + 2n2(RS,L +RL)
=
1
1
RL
(
RP,L
2n2
+RS,L
)
+ 1
(4.23)
Comparing both eﬃciencies reveals that with increasing turn ratio n the eﬃciency
in the case of a parallel combining scheme is larger relative to series combining.
Although this analysis provides a ﬁrst order estimation for a suitable combining
scheme, any further losses, e.g. substrate coupling or interwinding capacitances,
are neglected that will signiﬁcantly inﬂuence the transformer’s eﬃciency, espe-
cially for transformer with large turn ratios, and need to be considered for a ﬁnal
decision.
As already stated, power ampliﬁers using one of these two scheme were already
reported. The presented power ampliﬁer uses both schemes simultaneously. Two
PAs are combined in series, and these two PAs are combined in parallel with
another series combined pair. The series combination uses for the input and out-
put transformer are structure which diﬀers from the common symmetrical layout
because any leakage inductance due to interconnections should be minimized. A
3D view of the input transformer is shown in Fig. 4.28.
Figure 4.28: Input transformer for series combining
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The full structure has an area of 456× 250 µm2 and was optimized by the use of
electromagnetic simulation. The output combiner is shown in Fig. 4.29. Its area
usage is 456× 285 µm2.
Figure 4.29: Output transformer for series combining
A major problem of this structure are diﬀerent impedances seen by the transistors
if the power ampliﬁer is driven and loaded by a single-ended impedance. Unavoid-
able interwinding parasitic capacitances diminish the transformer performance in
terms of an unbalanced-balanced converter by an additional impedance transfor-
mation of the source and load impedance. A second problem which results from
this circumstance is the fact that each transistor will be driven and loaded by
a diﬀerent impedance which will inﬂuence the feedback performance, and hence,
the stability. Therefore, it was decided to operate the ampliﬁer diﬀerentially.
4.2.3 Experimental Results
The bonded chip and the PCB for measurements are shown in Fig. 4.30.
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(a) (b)
Figure 4.30: Measurement setup for power combined PA, (a) – Mounted chip of
the combined PA, (b) – Printed circuit board
A double-stacked Wilkinson combiner is used to connected the power ampliﬁer
to the source and load. Furthermore, the Wilkinson combiner is used to provide
a diﬀerential signal at the PA input and combine the diﬀerential signal at the
output by means of increasing the transmission line length near the PA on one
side by an electrical length of λ/2. The small signal characteristic, measured with
a supply voltage of 2V in continuous mode, is depicted in Fig. 4.31.
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Figure 4.31: Small signal characteristic of the power ampliﬁer
A maximum gain of 20 dB is observed at 12.6GHz. The maximum output power
and power-added eﬃciency as function of frequency is shown in Fig. 4.32.
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Figure 4.32: Maximum output power and PAE of the power ampliﬁer
The maximum output power of 30.1 dBm is reached at 10.15GHz, whereas the
maximum value for PAE (32.1%) is at 13.1GHz.
Chapter 4. X-Band Power Ampliﬁers Utilizing the Extrinsic Feedback 101
4.3 Power Amplifiers in a 0.25 µm SiGe:C
BiCMOS Technology
The transistors of IHP 0.25 µm SiGe:C BiCMOS technology are less performant
compared to Inﬁneon HBTs. However, it will be demonstrated that a power
ampliﬁer ("Thesis PA 4") incorporated in this technology achieves similar per-
formance results. Furthermore, a second power ampliﬁer ("Thesis PA 5") which
utilizes parallel power combining exhibits a maximum output power of 30 dBm,
driven and loaded single-ended.
4.3.1 Circuit Description
The ampliﬁer’s topology is similiar to the previous presented PAs. On-chip trans-
formers were used for impedance matching and the extrinsic feedback stabilizes
and neutralizes the transistors. The schematic is shown in Fig. 4.33.
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Figure 4.33: Schematic of the single power ampliﬁer
One challenge in the design of eﬃcient PAs in this technology is the layout of the
predeﬁned transistor layout cell which should be now considered in more detail.
Wiring parasitic introduced through resistances, inductances and metal-metal
capacitances of interconnections between parallel-connected transistors introduce
additional losses that degrade the eﬃciency. In particular, wiring parasitics of
large transistor arrays in the output stage degrade the performance signiﬁcantly
of the power ampliﬁer. Moreover, not only losses are introduced but also the
intrinsic characteristic of a transistor array will be changed by the parasitics,
which must be considered in the design.
Advanced SiGe technologies, as the Inﬁneon process, allow a straightforward
parallel connection by modifying the connection scheme of the transistor and
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placing multiple layout cells in a row, as shown in Fig. 4.34(a). Furthermore,
some foundries provide parametric layout cells with variable emitter length, and
thus, the number of transistors to be combined can be reduced. In contrast to
advanced SiGe technologies, the transistor cell of IHP transistors has a small ﬁxed
emitter area and is limited to a single base, emitter and collector contact. Up to
twelve cells can be combined to one master cell, resulting in an emitter area AE
of 2.2 µm2. Further enlargements of the array can only be realized by vertical and
horizontal stacking of several master cells, as depicted in Fig. 4.34(b). However,
design rules stipulate a minimum spacing between each master cell. This in
turn increases the metal area for interconnections, and thus, increasing wiring
parasitics.
C
Transistor cell 1
C CEEEEB B B B B B
Transistor cell 2
CEEB B B
Transistor cell 3
Substrate tie
(a)
Transistor master cell 2
Transistor master cell 1
C
E
B
Transistor
cell
Substrate tie
Transistor master cell 4
Transistor master cell 3
(b)
Figure 4.34: Example sketches for parallel-connected single transistor cells, (a) –
Sketch of an advanced technology with scalable emitter length and variable con-
nection scheme. (b) – Technology used with transistor master cells and horizontal
and vertical stacking.
In agreement with the foundry, new transistor layout cells were designed to op-
timize the area usage. For this, the predeﬁned layout cell with twelve single
transistors was broken up, and instead of only twelve transistors, 24, 48, 96 and
120 HBTs can be now placed inside the new master cell, shown in Fig. 4.35.
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Figure 4.35: Sketch of the modiﬁed transistor layout with an emitter area of
22 µm2
The maximum number of individual transistors results in an overall emitter area
of 22 µm2. The crucial advantage is a total reduction in area of about 40% for 120
combined HBTs relative to a conventional layout. The diﬀerence in area usage of
both layouts is shown in Fig. 4.36.
Figure 4.36: 3D view of two transistor layouts with an emitter area of 22 µm2,
the lower layout is designed with predeﬁned layout cells, the upper layout is an
improved layout variant, the scaling is equal to each other.
To demonstrate the performance improvement of the revised layout, both in-
terconnection wiring layouts were extracted and characterized through electro-
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magnetic simulation. The results have been included in the transistor model.
Subsequently, load-pull simulations with diﬀerent array sizes were used to deter-
mine the maximum output power and eﬃciency dependent on the transistor array
layouts. The results are shown in Fig. 4.37. All values are normalized to values
for ideal combined transistors, that is, without wiring parasitics.
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Figure 4.37: Normalized maximum output power and power-added eﬃciency of
the conventional and improved layout concept.
It is immediately apparent from Fig. 4.37 that the revised layout will improve the
performance of a PA. It becomes even more signiﬁcant with an increase in array
size. For example, the maximum output power and power-added eﬃciency will
drop by almost 50% for a conventional layout with AE=66 µm2 relative to lossless
connected transistors. By contrast, the performance loss of the revised layout is
only about 25%. Furthermore, the diagram reveals that an excessive increase of
the transistor array leads to an unequal increase in output power. Although a
higher output power is provided by the array, the overall eﬃciency is, however,
already signiﬁcantly limited.
The output stage (Q5–Q6) has a total emitter area of 88 µm2. That is, two
modiﬁed transistor layout cells with AE = 22 µm2 were used for each branch. The
collector quiescent current density was set to 1.1mA/µm2 which is much lower
than the previously given value at maximum transit frequency. It had to be taken
into account that the quiescent current of weakly biased silicon bipolar transistors,
i.e. Class B or weak Class AB operation, depends strongly on the input signal
strength [McRory 96]. This self-bias eﬀect aﬀects the eﬃciency and the gain
characteristics as a function of input signal level and needs to be considered.
The emitter area of the input stage (Q2–Q3) is 17.6 µm2 with a quiescent current
density of 1.9mA/µm2. The current density has been increased in comparison to
the output stage to improve its linearity.
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The turn ratio of the output transformer X3 is 1 : 2, and its size is 188× 188 µm2.
Metal-insulator-metal (MIM) capacitors on the secondary coil of X3 were used
for resonance tuning. Discrete tuning capacitors on the primary coil of X3 were
omitted because the extracted values of the wiring capacitances from Q5 and Q6
indicate that no discrete tuning capacitors were necessary for resonant operation.
The area of the interstage transformer X2 is 120× 120 µm2 with a turn ratio of
2 : 1. Tuning capacitors were only used on the primary coil, the secondary coil is
already in resonance by the wiring capacitances of the output stage. The input
transformer X1 has a turn ratio of 2 : 1 and an area of 110× 110 µm2. Discrete
tuning capacitors on both coils were necessary for transformer’s resonance at the
working frequency due to the smaller transistor size of the input stage, and hence,
smaller wiring capacitances.
The quiescent currents of the input and output stage are set by low ohmic refer-
ence networks (Q1, Q4). Consequently, the collector operating voltage is not lim-
ited to the collector-emitter breakdown voltage BVCEO, as previously presented.
Both reference networks are adjustable from outside.
The extrinsic feedback of the input stage is realized by an inductance value of
1.2 nH and the value of the capacitor is 2.35 pF. The feedback resistor was chosen
to 10Ω. The inductance of the output stage feedback is reduced to 0.55 nH. The
feedback capacitor and resistor values are 3 pF and 3Ω, respectively. The layout
of the chip is depicted in Fig. 4.38. The overall chip size is 1.3× 1.1mm2.
Figure 4.38: Layout of the single IHP power ampliﬁer
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4.3.2 Parallel Power Combining
The intention was to combine two PAs to increase the output power by a single
transmission line on a printed circuit board oﬀ-chip but to take the impedance
alteration at the input and output by the on-chip matching networks into account.
For this, two individual power ampliﬁers, which are based on the single PA, are
placed with separate input and outputs, as shown in the layout of Fig. 4.39.
The power ampliﬁers themselves do not diﬀer from the presented single power
ampliﬁer, only the input and output transformer was changed.
Figure 4.39: Layout of the parallel power combined PA
As the impedance transformation ratio is increased due to the parallel combin-
ing, and consequently, will result in low eﬃcient matching networks, it was de-
cided to decrease the transformation ratio at the output by utilizing a microstrip
transmission line impedance transformer. The system load impedance of 50Ω is
transformed to 35Ω at the output of the power ampliﬁer. Furthermore, the oppo-
site sides of the transformer are not simply connected to system ground but to a
speciﬁc impedance. This allows an additional degree of freedom for a post-design
impedance matching. The general concept of this power combining is shown in
Fig. 4.40.
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Figure 4.40: Scheme of the parallel power combining
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4.3.3 Experimental Results
Both power ampliﬁers were bonded onto 20× 20mm2 copper blocks. The copper
blocks were mounted underneath a 508 µm Rogers 4003 substrate and bond wires
connect the chips with PCB traces. The bonded chips of the single and power
combined PA are shown in Fig. 4.42(a) and Fig. 4.42(b), respectively. The PCBs
for measurements are depicted in Fig. 4.42(c) and Fig. 4.42(d).
The single power ampliﬁer was operated from a single dc supply voltage VCC=2.3V
in continuous mode. An external adjustment of the internal ampliﬁer’s biasing
circuit was not necessary for the measurements. That is, the connectors VBO
and VBI in Fig. 4.42(b) were left open during measurements. The characteristic
impedance of the input and output transmission lines are 50Ω with an electrical
length l=λ at 10GHz.
The small-signal characteristics of the single PA are shown in Fig. 4.41.
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Figure 4.41: S-parameters of the single ampliﬁer, measurement (solid lines) and
simulation results (dashed lines)
The small-signal characteristics show a measured maximum gain of 35.5 dB at
10.7GHz. Except the protrude gain peak, the measurement results are in good
agreement with the simulation results. It should be noted that the printed circuit
board is fabricated by hand and the power ampliﬁer is bonded manually. There-
fore, the assumption of the load and source impedance including bond wires and
transmission lines in the simulation will diﬀer from the real design. Consequently,
the impedances seen by the transistors will diﬀer and result, in conjunction with
the extrinsic feedback, in for example such gain characteristic.
Fig. 4.43(a) shows the maximum output in saturation and maximum eﬃciency
versus the frequency.
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(a) (b)
(c) (d)
Figure 4.42: Measurement setup for IHP PAs, (a) – Single PA chip, (b) – PCB
for single PA, (c) – Combined PA chip, (d) PCB of the combined PA
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Figure 4.43: Large signal characteristic, (a) – Maximum output power and PAE
in saturation. (b) – Maximum output power and PAE at the 1dB-compression
point
The maximum output power is 27 dBm at 10.15GHz and the maximum pow-
er-added eﬃciency is 35.9%. Additionally, the output 1-dB compression point
with the corresponding power added eﬃciencies is depicted in Fig. 4.43(b). Fur-
thermore, the ﬁgures 4.44(a) and 4.44(a) show the power transfer characteristic
at 10.15GHz and four power transfer characteristics at diﬀerent frequencies, re-
spectively.
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Figure 4.44: Large signal characteristic, (a) – Maximum output power and PAE
in saturation. (b) – Maximum output power and PAE at the 1dB-compression
point
The simulation and measurement results for the power combined PA are obtained
at a higher supply voltage. VCC was increased to 2.5V to achieve a maximum
output power of 30 dBm. Furthermore, to obtain the same operating point of
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transistors, the biasing was decreased by externally bonding the VBO and VBI con-
nections to ground. The input transmission line has a characteristic impedance of
50Ω with an electrical length of 360◦. The necessary impedance transformation
at the output is realized by a λ/4-transmission line transformer. The impedance
transformer was optimized with the use of electromagnetic simulations because a
tapered structure was necessary to avoid long bond wires. Furthermore, the sec-
ond ports of the output transformer are not connected to ground but are bonded
to small open transmission lines which exhibit a capacitive characteristic.
The S-parameter are shown in Fig. 4.45. A measured maximum gain of 28.1 dB
at 10GHz was achieved with good agreement to the simulation results.
2 4 6 8 10 12 14 16 18
-30
-20
-10
0
10
20
30
M
ag
ni
tu
de
 (d
B
)
f (GHz)
 S11
 S21
 S22
Figure 4.45: S-parameters of the power combined ampliﬁer, measurement (solid
lines) and simulation results (dashed lines).
Fig 4.46 shows the maximum output power in saturation and eﬃciency as a func-
tion of frequency. Because of the microstrip load impedance transformer, the
bandwidth for large signal characterization is now decreased to 9–10.5GHz. The
maximum output power is 30.4 dBm at 10.15GHz and the maximum power-added
eﬃciency is 31.3% at 9.45GHz. To determine the linearity of the power ampliﬁer,
the output 1-dB compression point with the corresponding power added eﬃcien-
cies is depicted in Fig. 4.47. Furthermore, the ﬁgures 4.48 and 4.49 show the
power transfer characteristic at 9.45GHz and four power transfer characteristics
at diﬀerent frequencies, respectively.
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Figure 4.46: Maximum output in saturation and maximum eﬃciency as function
of frequency, measurement (solid lines) and simulation results (dashed lines).
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Figure 4.47: Output at 1-dB compression point and corresponding PAE as func-
tion of frequency, measurement (solid lines) and simulation results (dashed lines).
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Figure 4.48: Power transfer characteristic at 9.45GHz, measurement (solid lines)
and simulation results (dashed lines).
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Figure 4.49: Measured power transfer characteristics at diﬀerent frequencies.
Chapter 5
A Narrow-Band 8.7GHz Low
Noise Amplifier
The performance of low noise ampliﬁers are of crucial importance in the receiver
chain because their noise contribution will mainly determine the the overall re-
ceiver noise ﬁgure. The outstanding role of LNAs can be best captured by the
Friis formula which enables the calculation of the overall noise ﬁgure of a cascaded
system, shown in Fig. 5.1.
...F1, A1 F2, A2 F3, A3 Fn, An
Figure 5.1: Calculation of the system noise ﬁgure
The expression for the overall noise factor F , and consequently for the noise ﬁgure
NF , of a cascaded n-stage system is:
Fsys = F1 +
F2 − 1
A1
+
F3 − 1
A1A2
+ ...+
Fn − 1
A1 · ... · An−1 = F1 +
n∑
i=2
Fi − 1∏i−1
k=1Ak
(5.1)
NFsys = 10 logFsys (5.2)
From (5.1) it is evident that the noise contribution of the ﬁrst block will mainly
determine the overall noise performance of the system, subsequent building blocks
will have a minor inﬂuence on the system noise factor. Therefore, the ﬁrst stage
should be low noise as possible. Furthermore, (5.1) reveals that the gain value
of the ﬁrst stage aﬀects the noise contribution of the following stages, and hence
should be high.
The low noise ampliﬁer presented in the following was intended as proof-of-con-
cept for the passive frequency-selective feedback because it was used before only
113
Chapter 5. A Narrow-Band 8.7GHz Low Noise Ampliﬁer 114
in power ampliﬁer designs. As the use of the feedback was successful in the LNA
design, the low noise ampliﬁer utilizing the extrinsic feedback was implemented
in a mixer design which is subsequently presented.
5.1 Circuit Design
The low noise ampliﬁer was incorporated in Inﬁneon’s B7HF200 technology and
was intended to exhibit high gain and low noise at stable operations, although the
circuit is not based on the widely used cascode topology [Gerlich 12]. Further,
the LNA should be narrow-band to ease the design of the LNA core and operate
at a center frequency of 8.7GHz, which is the lower frequency limit of upcoming
mixer design.
The schematic of the LNA is shown in Fig. 5.2, which can be subdivided into
three parts: At ﬁrst, the low noise and high gain input stage is realized by Q1. A
cathodyne phase inverter, as second stage, is used to split the gained input signal
into two signals that are 180◦ out of phase to each other. A fully diﬀerential
ampliﬁer (Q3–Q4) is used as third stage and is utilized as buﬀer for measurement
purposes. The components ESD1–ESD4 protects the LNA against electrostatic
discharge.
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ESD4
Q1
R2
R3 C1
Q2
R4
R5
C2
C3
Q5 Q6
Q7
R14 R15
R16
R12 R13
R10
R11
Q3
Q4
R8
R7
R9
R6
VCC
RFin
Vbias
VEE
RFout,+
RFout,-
R1
Vbuf
CFB
LFB
ESD3
ESD1
Figure 5.2: Schematic of the 8.7GHz narrow-band low noise ampliﬁer
Except in the feedback, the design was realized without inductances for biasing,
matching networks or resonant tanks to allow a compact design.
Input stage Similar to the previous consideration of the noise ﬁgure of cascaded
systems, the same principal can be applied to the three-stage ampliﬁer with the
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consequence that the ﬁrst stage of the LNA should provide high gain and a low
noise contribution. Next to the intention to implement the extrinisic feedback, Q1
is used in a common emitter conﬁguration instead a common base conﬁguration
for the following reasons:
• The gain of a common emitter conﬁguration is higher compared to common
base because the a common base ampliﬁer only provides a voltage gain,
whereas the common emitter conﬁguration provides both, voltage and cur-
rent gain. As the gain is one critical criteria in this design, the common
emitter conﬁguration is preferred.
• The minimum noise ﬁgure of a common base transistor is higher if the noise
from the transistor load is taken into account because the load noise will
be transferred from the output to the input.
• The advantage of a wide-bandwidth frequency response, as oﬀered by a
common base topology, is not necessary in this design because the LNA
should be narrow-banded.
The common design procedure for the size and operating point of Q1 can be
derived from the linear noise two-port theory [Gao 15]. In general, the noise
factor in terms of y-parameters, that describe the linearized two-port transistor
model, is given as:
F = Fmin +
RN
ℜ{YS} |YS − Yopt|
2 (5.3)
The admittances YS and Yopt are the source and optimum noise transistor admit-
tance, respectively, and RN is the noise resistance. The minimum noise contribu-
tion of the transistor is represented by the minimum noise factor Fmin. Straight-
forward from (5.3) is the fact that a optimal noise match is realized by YS − Yopt
which results in F = Fmin. The noise factor Fmin depends on the actual transis-
tor and operating point. To derive Fmin, RN and Yopt the most important noise
sources in a HBT are depicted in Fig. 5.3.
Cπ rπ vBE
Cµ RB
gmvBE
Base Collector
Emitter
*
Emitter
iC,NiB,N
vB,N
Figure 5.3: Simpliﬁed noise model of SiGe heterojunction bipolar transistor
The current noise sources iB,N and iC,N represent the mean square values for the
shot noises, which are the result of carrier ﬂuctuation due the potential barrier
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in pn-junctions:
iB,N
2
= 2qIB∆f (5.4)
iC,N
2
= 2qIC∆f (5.5)
It should be noted that although iC,N is stated to the collector current, the origin
of the shot noise is found in the electron current injected from the emitter into the
base, passing the potential barrier of emitter base depletion region. The thermal
noise contribution by the base resistance is given by:
vB,N
2 = 4kTRB∆f (5.6)
The factor ∆f in (5.4)–(5.6) takes the measurement bandwidth into account.
The linear circuit noise theory enables now to represent the transistor as noiseless
device and to transfer the intrinsic noise sources to the transistor’s input where
they are taken by one voltage and one noise source, which are also correlated to
each other, into account, depicted in Fig. 5.4.
*
in
vn
Cπ rπ vBE
Cµ RB
gmvBE
Base
Collector
Emitter
Emitter noiseless transistor
Figure 5.4: Input-referred noise model with two noise sources at the input and a
noiseless transistor model
The mean square values of the voltage and current noise source and their corre-
lation function are now replaced by their power spectral density [Niu 05]:
SvN = 4kTRB +
2qIC
|y21|2
(5.7)
SiN = 2qIB +
2qIC∣∣y21y−111 ∣∣2 =
2qIC
β
+
2qIC∣∣y21y−111 ∣∣2 (5.8)
SiNv∗N = 2qIC
y11
|y21|2
(5.9)
The y-parameters in the given expressions of the linearly approximated transistor
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are given by:
y11 =
1
rpi
+ jω (Cpi + Cµ) =
gm
β
+ jω (Cpi + Cµ) (5.10)
y12 = −jωCµ (5.11)
y21 = gm − jωCµ, with gm >> jωCµ ⇒ y21 ≈ gm (5.12)
y22 = jωCµ (5.13)
Substituting the y-parameters in (5.7)–(5.9) with the expressions of (5.10)–(5.13)
results in transistor speciﬁc input referred noise sources:
SvN = 4kTRB +
2qIC
g2m
= 4kTRB +
2qkTgm
qg2m
= 4kT
(
RB +
1
2gm
)
(5.14)
SiN = 2qIC
(
1
β
+
gmβ
−1 + jω (Cpi + Cµ)
gm
)
= 2qIC
(
1
β
+
(
gm
βgm
)2
+
(
jω (Cpi + Cµ)
gm
)2)
≈ 2qIC
(
1
β
+
(
jω (Cpi + Cµ)
gm
)2)
, with
1
β
>>
1
β2
(5.15)
SiNv∗N = 2qIC
(
gmβ
−1 + jω (Cpi + Cµ)
) 1
g2m
= 2kT
(
1
β
+
jω (Cpi + Cµ)
gm
)
(5.16)
The expressions (5.14)–(5.14) can be now used to derive the necessary component
in (5.3). The noise resistance RN is the equivalent noise resistance of the voltage
noise source SvN :
SvN = 4kTRN ⇒ RN =
SvN
4kT
= RB +
1
2gm
(5.17)
The optimum noise impedance at the source Yopt can be derived to [Haus 60]:
Yopt = Gopt +Bopt =
√√√√SiN
SvN
−
(
ℑ{SiNv∗N}
SvN
)2
− ℑ
{
SiNv∗N
}
SvN
(5.18)
=
√
gm
2RN
1
β
+
(ω(Cpi + Cµ))
2
2gmRN
(
1− 1
2gmRN
)
− j ω(Cpi + Cµ)
2gmRN
(5.19)
The last parameter, the minimum noise factor, can be calculated by substituting
ℜ{Yopt} from (5.19), (5.7) and (5.9) into
Fmin = 1 + 2RN
(
ℜ{Yopt}+
ℜ{SiNv∗N}
SvN
)
(5.20)
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and results to:
Fmin = 1+2RN


√
gm
2RN
1
β
+
(ω(Cpi + Cµ))
2
2gmRN
(
1− 1
2gmRN
)
+
1
2RN
1
β

 (5.21)
It is demonstrated in [Niu 05] that (5.21) can be simpliﬁed by the realistic as-
sumption of gmRB >> 0.5 to:
Fmin = 1 +
1
β
+
√
2gmRB
√
1
β
+
(
f
ft
)2
, with
(
f
ft
)2
=
(
f
Cpi + Cµ
gm
)
(5.22)
The ﬁrst conclusion of the expression in (5.22) is that the minimum noise ﬁgure of
a transistor will depend on its collector current density due gm and ft. Secondly,
as RB scales with the emitter width, the minimum noise ﬁgure will also depend on
the emitter width WE. The Fig. 5.5 shows the simulated minimum noise ﬁgure
NFmin (noise factor in decibel dimension) at 8.7GHz as function of the quiescent
collector current density JC and of the emitter width, which is selectable between
0.35 µm and 0.55 µm, of the chosen B7HF200 "npn1s" transistor.
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Figure 5.5: Simulated minimum noise ﬁgure NFmin of B7HF200 SiGe HBT
"npn1s" as function of collector current density and emitter width at 8.7GHz
It is visible that the larger emitter width of 0.55 µm increases NFmin because of
the larger base resistance in the active transistor area and an emitter width of
0.35 µm was chosen. The dependence on the collector current can be straightfor-
wardly explained by referring back to (5.7)–(5.8); At low collector current, the
transconductance gm (≈ y21) is small, and consequently, the noise contribution
will be dominated by the base resistance thermal noise. With increasing quiescent
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current, gm will rise, and hence, the contribution of the input-refereed collector
shot noise becomes smaller, the noise ﬁgure drops to a minimum value. Although
a further increase in collector current leads to a further increase in gm, the shot
noise contribution of the base and collector will also rise, in particular the base
shoot noise, and increase again the noise ﬁgure. For the implemented transistor,
the optimal noise quiescent current was found to be 0.17mA/µm2. A variation
in the emitter length will have a negligible inﬂuence on the transistor’s noise per-
formance at a given collector current density. Although it would reduce the base
resistance, the transconductance will be increase gm in (5.22) by the same amount
of scaling, which can be investigated by considering
√
2(gm · S)(RB · S−1) with S
as emitter length scaling factor.
However, the emitter length will inﬂuence the optimum noise admittance and
linearity of the transistor. The optimum noise admittance of a transistor with
an emitter area AE of 3.5 µm2, as used in the simulation of NFmin, is Yopt =
(1.5+j2)mΩ, or as optimum noise impedance Zopt = (235.1+j321.6)Ω. A required
matching network at the input for such admittance would signiﬁcantly diminish
the transistor’s noise performance. The emitter length was therefore increased to
an overall length of 60.7 µm and realized by four parallel connected transistors
that utilize instead of a single base-emitter-collector (BEC) connection scheme a
CBEBEBC connection scheme. In contrast to the BEC scheme, the noise ﬁgure is
slightly reduced by a third base contact between the two transistors in this scheme
(CBE-B-EBC). Furthermore, the advanced connection scheme allows a compact
layout of the transistor, as seen in Fig. 5.6, which reduces wiring capacitances.
Figure 5.6: Layout of the input stage transistor with AE = 21.2 µm2
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The overall area of the layout cell is 30× 30 µm2. The resulting optimum noise
impedance is reduced to (31.8 + j50.1)Ω at a collector current of 3.5mA.
As seen in the schematic, Q1 is biased by the subsequent stage through the resistor
R1. The value of R1 was chosen to be high enough that it is only used for biasing
and not to provide a feedback. Moreover, the large value results only in a small
inﬂuence on the noise factor of Q1. The collector resistor (R2) is 350Ω and the
gain at lower frequencies is decreased by the emitter resistor R3 which is bypassed
at the working frequency by C1 (R3 = 150Ω, C1 = 6pF).
Similar to the power ampliﬁer designs, the feedback mitigate the gain drop at
the working frequency due to the base collector capacitance and stabilize the
transistor additionally to the emitter resistor at lower gigahertz frequencies. Con-
sidering the simulated small-signal gain by means of s21 and the noise ﬁgure of
the actual input stage without a feedback in Fig. 5.7, it is seen that the gain
decreases monotonically with increasing frequency and the noise ﬁgure increases
to higher frequencies.
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Figure 5.7: Simulated gain and noise ﬁgure of the input stage without and with
applied feedback
By implementing the extrinisc base collector feedback with an inductance value
of LFB = 2.3 nH and a capacitance CFB with a value of 3.2 pF, a decrease in
gain is avoided, and moreover, the gain value at the operating frequency was
increased, depicted in Fig. 5.7. The resulting noise ﬁgure is slightly reduced but
exhibits a higher slope for higher frequencies due to the faster gain decrease above
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the resonance frequency between the feedback and the base collector capacitance.
Since the LNA should be narrow-band the feedback does not use a discrete resistor
to broaden the frequency response. Only the series resistance of the inductance
LFB was taken into account which was extracted from the inductance model
obtained by electromagnetic simulation.
Phase inverter and buffer The conversion from a unbalanced to a balanced
signal is realized by Q2, which is implemented as cathodyne phase inverter that
is known from the era of vacuum tubes. The signal at the collector is the inverted
signal of the input, whereas the emitter signal is in phase with the input signal.
Both signals are shown in Fig 5.8. The power gain of Q2 at the collector and
emitter is approximately unity.
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Figure 5.8: Output signals of the cathodyne phase inverter at 8.7GHz
To reduce an amplitude and phase mismatch (∆A, ∆φ), the phase inverter is
loaded by the diﬀerential buﬀer Q5–Q6 which results in equal load impedances at
the collector and emitter of Q2. The tail current source Q7 is biased by Q3 and
Q4. The same network provides the base quiescent current for the diﬀerential
buﬀer. Furthermore, the reference current through Q3 and Q4 is changeable
externally. The supply voltage was separated from the LNA core supply voltage
to deactivated the buﬀer by VBUF = 0V and conduct the phase inverter signals
through the base collector diodes of Q5–Q6 to the output.
The layout of the low noise ampliﬁer is shown in Fig. 5.9. The full chip size is
0.93× 0.7mm2. The free space of the chip was ﬁlled with decoupling capacitors
between VCC and VEE, and VBUF and VEE.
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Figure 5.9: Layout of the narrow-band low noise ampliﬁer
Following the completion of the layout, post-layout simulations with the use of
electromagnetic simulation were run to optimize the LNA input stage and to take
wiring parasitics into account. In particular, the input feeding lines between the
RFin bonding pad and Q1 were optimized in terms of width to provide a suﬃcient
inductance to match the transistor’s impedance in conjunction with bond wire
inductance and bonding pad capacitance.
5.2 Experimental Results
Instead of measuring the performance on-chip, the bare die was glued on Rogers
4003 substrate to evaluate the LNA performance, shown in Fig. 5.10. The external
buﬀer bias connection was not bonded because a change in the buﬀer’s bias setting
will have a marginal inﬂuence on the LNA core performance. At the input was
the intention to use two bond wires in parallel, and therefore, two bond pads have
been placed in the layout. During the chip fabrication, further simulation runs
predicted a better performance of the LNA if, instead of two bond wires, three
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bond wires will be placed in parallel with two bond pads. Therefore, the manual
bonding process was optimized to place three bond wires on two bond pads.
Figure 5.10: Chip photograph of the LNA of the bonded LNA
The diﬀerential output of the LNA was converted into a single-ended signal for
measurements by the use of a rat-race coupler. The advantage of the rat-race
coupler is its compact and simple design as is depicted in Fig. 5.11. A further
advantage is that discrete components are not necessary except a resistor at the
common node to dissipate the energy resulting from mismatches. The concept
of the rat-race coupler is based on the λ-quarter transmission line impedance
transformer which transforms a impedance ZA to its input ZI by:
ZI =
Z2O
ZA
(5.23)
The impedance Z0 is the characteristic transmission line impedance of the trans-
former, and the transmission line length must be a odd multiple of one quarter
of the wavelength. As (5.23) is only applicable for one frequency, the bandwidth
of the coupler is limited. However, the frequency response of the LNA was de-
signed to be narrow-band, and thus, the limited bandwidth of the coupler is not
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of concern and the design frequency of the rat-race coupler was 8.7GHz.
RFIN+ RFIN-
RFOUT
100 
Ȝ/4
Ȝ/4 Ȝ/4
3Ȝ/4
(a)
RFIN+ RFIN-
RFOUT
100 
(b)
Figure 5.11: Simulated rat-race coupler, the colored spots indicate high levels of
a positive current density at a speciﬁc signal period T that allow to "follow" the
waves in the coupler, (a) – T = T1, (b) – T = T1 +∆T
The complete measurement board is shown in Fig. 5.12. The input transmis-
sion line has a characteristic impedance of 50Ω and an electrical length of λ/2.
Discrete capacitors are used as decoupling capacitors.
Figure 5.12: Measurement board for the LNA
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The supply voltage of the buﬀer and LNA core was set to 3V. The DC current
drawn from the source was measured to 13.4mA, which is approximately the
value obtained by simulation (13.8mA). In the case of VBUF = 0V, the dc
current consumption is reduced to 9.5mA that matches with the simulation result
of 9.6mA.
The measurement result of the small signal gain, input and output reﬂection
coeﬃcients are shown in Fig. 5.13(a) and Fig. 5.13(b), respectively.
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Figure 5.13: Measured small signal characteristic of the LNA, (a) – Small signal
gain, (b) – input and output reﬂection coeﬃcients measured without buﬀer
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A comparison between the simulated and measured small signal gain shows no
frequency shift of the gain peak. The measured peak gain without buﬀer is
28.1 dB and with buﬀer 22.6 dB. The simulation results are 25.4 dB with and
21.3 dB without the usage of the buﬀer. The diﬀerence of roughly 2.5 dB between
measured and simulated gain without buﬀer results from a diﬀerent impedance
seen by the phase inverter at deactivated buﬀer which was insuﬃciently modeled
in the simulation. The input and output reﬂection coeﬃcients in Fig. 5.13(b)
matches well in the vicinity of 8.7GHz, although the simulated input reﬂection
coeﬃcient predicts a better input matching. The simulation of the input reﬂection
coeﬃcients was simpliﬁed by a simple bond wire inductance model and transition
mismatches between bond wires and transmission line as well as the transition
between SMA connector and transmission line were neglected.
The noise ﬁgure of the low noise ampliﬁer was measured with the use of a noise
source and a spectrum analyzer that utilizes the Y-factor method to determine
the system noise ﬁgure. The result is shown in Fig. 5.14
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Figure 5.14: Measurement noise ﬁgure of the LNA
The minimummeasured noise ﬁgure is 2.2 dB at 8.5GHz without active buﬀer and
2.6 dB with working buﬀer. A mismatch between simulation and measurement
results is comparable small. The issue with the noise ﬁgure measured without
buﬀer is the fact that although the buﬀer is deactivated, its reference network
contributes noise because it draws current from the LNA core voltage supply
and can not be deactivated. That is clearly a mistake in the design concept and
results in a higher noise ﬁgure for the LNA core, despite its high gain.
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The large signal characterization in terms of 1-dB compression point IIP3 is shown
in Fig. 5.15(a) and 5.15(b).
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Figure 5.15: Large signal characterization of the LNA, (a) – 1-dB compression
point, (b) – third-order intermodulation
The input-referred 1-dB compression point, measured with and without buﬀer, is
−25 dBm and −25.4 dBm, respectively. The limiting factor in the design is not
the LNA or the buﬀer. The transistor size of Q2, which is the phase inverter,
was chosen too small. This is also afterwards conﬁrmed by the simulation which
stated an input 1-dB compression point −23.1 dBm for the LNA without buﬀer
and −22.6 dBm with buﬀer. The speciﬁc linearity of the LNA was not of concern
during the design phase because the design was focused on the implementation of
the feedback. The input third-order intercept point was measured to −15.2 dBm
with buﬀer and −16.2 dBm without buﬀer. The simulation results are nearly the
same, −15 dBm with buﬀer and −15.7 dBm without buﬀer.
5.3 Mixer Integration
Although the design of mixers is not of scope in this thesis, it should be demon-
strated in brief that the presented LNA topology is suitable to be integrated in
a mixer design. The architecture of the mixer is a double-balanced I/Q mixer
with local oscillator (LO) signal conditioning. The operating frequency range for
the RF and LO input was predeﬁned from 8.7GHz to 10.7GHz and the mixer
should be supplied by a single voltage supply. The intermediate frequency range
is speciﬁed from DC to 500 kHz. Additionally, the bias settings of the mixer,
LNA buﬀer and intermediate frequency buﬀer should be externally adjustable.
Similar to the design of the LNA, ESD protection circuits have to be used at the
signal input/outputs and at the supply voltage rails. The general block diagram
is depicted in Fig. 5.16.
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Figure 5.16: Block diagram of the down-converter
The input circuit of the down-converter is the LNA with a ﬁlter at its input, which
is also used for impedance matching. The LNA core topology is almost identical
to the previously presented one, except an additional feedback resistor is used to
broaden the frequency response. The circuit diagram is shown in Fig. 5.17.
VCC
RFin
VEE
VAUX,Buffer,in
RFI,p
RFI,n
RFQ,n
RFQ,p
Figure 5.17: Schematic of the mixer input with input ﬁlter, LNA core and buﬀers
As the transistor size of the phase inverter in the previous design limited the
linearity, the transistor was enlarged. Furthermore, instead of one buﬀer, two
buﬀers are loading the phase inverter because the converted diﬀerential input
signal is used twice in the I/Q mixer topology. The local oscillator signal condi-
tioner (LOSC) splits the diﬀerential LO input signal in two quadrature diﬀerential
signals by use of a third order polyphase quadrature ﬁlter (PPF). As the local
oscillator signal is assumed to be sinusoidal, a three stage buﬀer converts the
sinusoidal signal into a rectangular signal because the noise performance of the
Gilbert cell mixer depends on the signal shape of the LO signal. A hard switching
of multiplier stage will improve the noise performance. The circuit diagram of
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the LO conditioner is shown in Fig. 5.18. The three stage buﬀer is only shown
for one mixer, the second mixer is fed by the same buﬀer topology.
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Figure 5.18: Schematic of the local oscillator signal conditioner
As previously mentioned, the mixer core is based on Gilbert cell mixer, with a
gaining stage for the diﬀerential RF input signal at the bottom and a multiplier
stage at the top which is controlled by the diﬀerential LO signal. The Fig. 5.19
depicts the schematic of the mixer core.
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Figure 5.19: Schematic of the mixer core, based on a conventional Gilbert cell
mixer
The last component in this design is the intermediate frequency diﬀerential output
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buﬀer which is also used as low-pass ﬁlter by large base capacitors. The schematic
of the buﬀer is given in Fig. 5.20.
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Figure 5.20: Schematic of the intermediate frequency output buﬀer
The full chip layout is depicted in Fig. 5.21. The size of the chip is 1.75× 1.85mm2.
Figure 5.21: Schematic of the intermediate frequency output buﬀer
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As in the case of the LNA, interconnection wirings are taken into account by
electromagnetic simulations. Especially, the interconnections in the polyphase
ﬁlter between stages and branches must be accurately modeled because a result-
ing phase shift from mismatches between the diﬀerential signals or between the
quadrature signals will degrade the overall performance of the down-converter.
The bonded chip and the measurement PCB are shown in Fig. 5.22(a) and 5.22(a),
respectively.
(a)
(b)
Figure 5.22: Measurement setup, (a) – bonded chip, (b) – measurement PCB
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The down-converter was operated from a single supply voltage with an output
voltage of 4.5V. The power consumption was measured to be 675mW. The
measured input reﬂection coeﬃcient and the voltage standing wave ratio are
shown in Fig. 5.23.
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Figure 5.23: Measured small-signal input characteristic with the shaded area as
frequency range of interest, (a) – input reﬂection coeﬃcient, (b) – voltage standing
wave ratio
The input reﬂection coeﬃcient demonstrates a good matching in the frequency
range of interest. This circumstance is conﬁrmed by the voltage standing wave
ratio with a minimum value of 1:1.3 at 9.6GHz, which is almost the center fre-
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quency of the down-converter. A measured transient intermediate frequency sig-
nal at 128 kHz is shown in Fig. 5.24. The LO frequency was set 9.7GHz and the
RF input frequency was therefore 9.699 872GHz.
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Figure 5.24: Transient IF signal at 128 kHz
The phase imbalance ∆φ is 0.7◦ and the amplitude mismatch ∆A is 0.32 dB
between the I- and Q-channel. As the input signal voltage level was 12.57mV, the
resulting voltage conversion gain was determined to approximately 35 dB. Further
measurements of the down-converter were not possible due limited measurement
capabilities. The noise ﬁgure was measured by Inﬁneon and a minimum double
sideband noise ﬁgure of 6.1 dB were reported.
Although the down-converter was not fully characterized, it is demonstrated in
short that the proposed LNA topology with the extrinsic feedback is suitable for
an implementation in mixer or down-converter designs.

Chapter 6
Conclusion and Outlook
Within this thesis silicon germanium technology based ampliﬁers are presented
that utilize a passive frequency selective feedback. One major problem of SiGe
ampliﬁers is their stability, as they tend to oscillate at lower gigahertz frequencies.
Especially, power ampliﬁers with their large output stage are prone to oscillations.
It is shown that this instability behavior results from inductive source or load
impedance in conjunction with the intrinsic transistor feedback due to the base
collector capacitance.
The introduction of an external base collector feedback, which is passive and fre-
quency-selective, allows to stabilize the ampliﬁers. Although they are considered
as conditionally stable, they exhibit no oscillation tendency under normal circuit
operation. This stabilization method is already presented in the literature but
not in conjunction with the second function of the introduced feedback, the neu-
tralization of the transistor at working frequencies. Next to the instability issue
of the intrinsic transistor feedback, the base collector capacitance also provides
a negative feedback which is frequency dependent and deteriorates the transis-
tor gain with increasing frequency. A second resonance of the external feedback
with base collector capacitance neutralizes this negative feedback and prevent the
transistor from a gain drop at working frequency.
Based on this knowledge, one low noise ampliﬁer and three power ampliﬁers were
realized in two SiGe technologies and the experimental results of these stable
ampliﬁers are presented in this thesis:
• A 8.7GHz narrow-band low noise ampliﬁer incorporated in a 0.35 µm SiGe
bipolar technology. The noise ﬁgure is 2.2 dB and the gain 28 dB at a supply
voltage of 3V [Gerlich 12]. The low noise ampliﬁer was subsequently used
for a design of a double-balanced I/Q mixer.
• Two packaged high eﬃcient power ampliﬁers operating at the Ku-band.
They are incorporated in a 0.35 µm SiGe bipolar technology. One ampliﬁer
uses a transformer-based output matching network and achieves 30.9% of
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power-added eﬃciency and 23.9 dBm of maximum output power at a supply
voltage of 1.8V. The second ampliﬁer utilizes an LC-balun for impedance
matching at the output and a power-added-eﬃciency of 38% at 1.8V is
measured. The maximum output power was 23.4 dBm. [Gerlich 13].
• A power ampliﬁer in a 0.35 µm SiGe bipolar technology that uses power
combining techniques to achieve 30 dBm (1W) and 30% of power-added
eﬃciency at 10GHz and 2V supply voltage.
• Two power ampliﬁers, incorporated in a 0.25 µm SiGe:C BiCMOS technol-
ogy, demonstrating the capability of a non advanced SiGe process to be
used for radio frequency power applications. Power combining techniques,
the use of the passive frequency-selective feedback and layout optimization
enables the realization of power ampliﬁers which exhibit an output power
of 30 dBm and a power-added eﬃciency of 35% at supply voltages lower as
2.6V.
For the future, as long as III-V semiconductor technologies are not economically
competitive to SiGe technologies, the research will be ongoing in the ﬁeld of
silicon germanium ampliﬁers. Even if the operating frequencies increases the
base collector capacitance will still have its degrading inﬂuence on the transistor
performance.
The external passive frequency-selective feedback was implemented in ampliﬁers
that operate at X- and Ku-band frequencies. It would be advantageous to be able
to use this feedback also at higher frequencies, as the performance degradation
due to the intrinsic feedback is even more signiﬁcant with increasing operating
frequencies.
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